# P54/74FCT651T/AT/CT — P54/74FCT652T/AT/CT OCTAL TRANSCEIVER/REGISTER

### **FEATURES**

25

- Function, Pinout and Drive Compatible with the FCT and F Logic
- FCT-C speed at 5.4ns max. (Com'l) FCT-A speed at 6.3ns max. (Com'l)
- Reduced V<sub>OH</sub> (typically = 3.3V) versions of Equivalent FCT functions
- Edge-rate Control Circuitry for Significantly Improved Noise Characteristics
- ESD protection exceeds 2000V
- Power-off disable feature

- Matched Rise and Fall times
- Fully Compatible with TTL Input and Output Logic Levels
- 64 mA Sink Current (Com'l), 48 mA (Mil) 15 mA Source Current (Com'l), 12 mA (Mil)
- Independent Register for A and B Buses
- Multiplexed Real-Time and Stored Data Transfer
- Bidirectional Bus Transceiver and Registers
- Manufactured in 0.7 micron PACE Technology™


### DESCRIPTION

X

THE 'FCT651T and 'FCT652T consist of bus tranciever circuits, D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal storage registers. GAB and GBA control pins are provided to control the transceiver functions. SAB and SBA control pins are provided to select either real-time or stored data transfer. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input level selects real-time data and a high selects stored data.

Data on the A or B data bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock pins (CPAB or CPBA), regardless of the select or enable control pins. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling GAB and GBA. In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.







Means Quality, Service and Speed

### PIN CONFIGURATIONS A<sub>6</sub> A<sub>5</sub> A<sub>4</sub> NC A<sub>3</sub> A<sub>2</sub> A<sub>1</sub> 11 10 9 8 7 6 5 INDEX CPAB 1 24 V<sub>CC</sub> A<sub>7</sub> 12 4 GAB SAB 2 23 CPBA GAB 3 22 SBA A<sub>8</sub> 13 3 SAB A<sub>1</sub> 4 21 GBA GND 14 2 CPAB 20 B<sub>1</sub> A<sub>2</sub> 5 NC 15 1 NC 19 B<sub>2</sub> 18 B<sub>3</sub> B<sub>8</sub> 16 28 V<sub>CC</sub> A<sub>5</sub> 8 17 B<sub>4</sub> B<sub>7</sub> 17 27 CPBA 16 B<sub>5</sub> B<sub>6</sub> 18 15 B<sub>6</sub> 26 SBA A<sub>7</sub> 10 14 B<sub>7</sub> 11 Aa 13 B<sub>8</sub> GND 12 19 20 22 23 24 25 B<sub>4</sub> B<sub>3</sub> NC $B_2$ B<sub>1</sub> GBA DIP (D4, P4) SOIC (S4) LCC (L5-1)

1727 02

### ABSOLUTE MAXIMUM RATINGS<sup>1,2</sup>

Symbol	Parameter	Value	Unit
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
T <sub>A</sub>	Ambient Temperature Under Bias	-65 to +135	°C
V <sub>cc</sub>	V <sub>cc</sub> Potential to Ground	-0.5 to +7.0	٧
P <sub>T</sub>	Power Dissipation	0.5	w

1728 Tbl 01

Symbol	Parameter	Value	Unit		
l <sub>OUTPUT</sub>	Current Applied to Output	120	mA		
V <sub>IN</sub>	Input Voltage	-0.5 to +7.0	<		
V <sub>OUT</sub>	Voltage Applied to Output	-0.5 to +7.0	٧		

1728 Tbl 02

### Notes:

1. Operation beyond the limits set forth in the above table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.

2. Unused inputs must always be connected to an appropriate logic voltage level, preferably either V<sub>cc</sub> or ground.

### RECOMMENDED OPERATING CONDITIONS

Free Air Ambient Temperature	Min	Max
Military	–55°C	+125°C
Commercial	0°C	+70°C

1728 Tbl 03

Supply Voltage (V <sub>cc</sub> )	Min	Max
Military	+4.5V	+5.5V
Commercial	+4.75V	+5.25V

1728 Tbl 04

### DC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions)


Symbol	Para	Min	Typ¹	Max	Units	V <sub>cc</sub>	Conditions	
V <sub>IH</sub>	Input HIGH Voltage	2.0			٧			
V <sub>IL</sub>	Input LOW Voltage				0.8	٧		
V <sub>H</sub>	Hysteresis <sup>3</sup>			0.2		٧		All inputs
V <sub>IK</sub>	Input Clamp Diode Voltage			-0.7	-1.2	ν	MIN	I <sub>IN</sub> = -18mA
V <sub>OH</sub>	Output HIGH Military Voltage Commercial		2.4 2.4	3.3 3.3		V	MIN MIN	I <sub>OH</sub> = -12mA I <sub>OH</sub> = -15mA
V <sub>OL</sub>	Output LOW Military Voltage Commercial			0.3 0.3	0.55 0.55	V	MIN MIN	l <sub>oL</sub> = 48mA l <sub>oL</sub> = 64mA
l,	Input HIGH Current			20	μА	MAX	V <sub>IN</sub> = V <sub>CC</sub>	
l <sub>iH</sub>	Input HIGH Current (Excep	t I/O Pins)			5	μА	MAX	V <sub>IN</sub> = 2.7V
l <sub>iL</sub>	Input LOW Current (Except	I/O Pins)			<b>-</b> 5	μА	MAX	V <sub>IN</sub> = 0.5V
I <sub>iH</sub>	Input HIGH Current (I/O Pir	is only)			15	μА	MAX	V <sub>OUT</sub> = 2.7V
l <sub>iL</sub>	Input LOW Current (I/O Pin	s only)			-15	μА	MAX	V <sub>OUT</sub> = 0.5V
los	Output Short Circuit Curren	12	-60	-120	-225	mA	MAX	V <sub>OUT</sub> = 0.0V
I <sub>OFF</sub>	Power-off Disable				100	μА	٥٧	V <sub>OUT</sub> = 4.5V
C <sub>IN</sub>	Input Capacitance <sup>3</sup>			5	10	pF	MAX	All inputs
C <sub>I/O</sub>	I/O Capacitance <sup>3</sup>			9	12	pF	MAX	All outputs
Icc	Quiescent Power Supply C	urrent		0.2	1.5	mA	MAX	V <sub>1N</sub> ≤ 0.2V, V <sub>1N</sub> ≥V <sub>CC</sub> -0.2V

7-51


1728 Tbl 05

- 1. Typical limits are at  $V_{cc} = 5.0 V$ ,  $T_A = +25 ^{\circ} C$  ambient.
- 2. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect
- operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>os</sub> tests should be performed last.
- 3. This parameter is guaranteed but not tested.

2/13/92 - 5




GAB GBA CPAB CPBA X



GAB GBA CPAB CPBA X

REAL-TIME TRANSFER BUS B TO BUS A



GBA H X H CPAB


STORAGE FROM A AND/OR B

1727 03

1727 05

REAL-TIME TRANSFER BUS A TO BUS B

1727 04



GAB GBA CPAB H or L SBA

TRANSFER STORED DATA TO A AND/OR B

1727 06

1. Cannot transfer data to A bus and B bus simultaneously.

### **FUNCTION TABLES**

L		Inp	uts			Data	a I/O	Operation	or Function
GAB		СРАВ	СРВА	SAB	SBA	A, thru A <sub>8</sub>	B <sub>1</sub> thru B <sub>8</sub>	'FCT651T	'FCT652T
L	H	HorL	HorL	X	X	Input	Input	Isolation Store A and B Data	Isolation Store A and B Data
Н	II	<u></u>	Horr	X X2	X	Input Input	Unspecified <sup>1</sup> Output	Store A, Hold B Store A in both registers	Store A, Hold B Store A in both registers
L L	X L	Horl		X	X X <sup>2</sup>	Unspecified <sup>1</sup> Output	Input Input	Hold A, Store B Store B in both registers	Hold A, Store B Store B in both registers
L	L	×	X H or L	X	L H	Output	Input	Real-Time B Data to A Bus Stored B Data to A Bus	Real-Time B Data to A Bus Stored B Data to A Bus
Н	н	Χ	Х	L	Х	Input	Output	Real-Time A Data	Real-Time A Data
H	Н	H or L	Х	Н	X			to B Bus Stored A Data to B Bus	to B Bus Stored A Data to B Bus
H	L	HorL	H or L	Н	Н	Output	Output	Stored A Data to B Bus and Stored B Data to A Bus	Stored A Data to B Bus and Stored B Data to A Bus

2/13/92 - 5

<sup>1728</sup> Tbl 06 1. The data output functions may be enabled or disabled by various signals at the GAB or GBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

Select control = L: clocks can occur simultaneously.

Select control = H: clocks must be staggered in order to load both registers.

H = HIGH, L = LOW, X = Don't Care, T LOW-to-HIGH Transition

## DC CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

Symbol	Parameter	Тур¹	Max	Units	Conditions
Δl <sub>cc</sub>	Quiescent Power Supply Current (TTL inputs)	0.5	2.0	mA	$V_{CC} = MAX$ , $V_{IN} = 3.4V^2$ , $f_1 = 0$ , Outputs Open
I <sub>cco</sub>	Dynamic Power Supply Current <sup>3</sup>	0.15	0.25	mA/ MHz	$V_{CC} = MAX$ , One Input Toggling, 50% Duty Cycle, Outputs Open GAB = GND, $\overline{GBA} = GND$ , $V_{IN} \le 0.2V$ or $V_{IN} \ge V_{CC} - 0.2V$
T <sub>C</sub>		1.7	4.0	mA	$V_{CC} = MAX, f_0 = 10MHz,$ $50\%$ Duty Cycle, Outputs Open, One Bit Toggling at $f_1 = 5MHz,$ $GAB = GND, \overline{GBA} = GND,$ $SAB = CPAB = GND,$ $SBA = V_{CC},$ $V_{IN} \le 0.2V$ or $V_{IN} \ge V_{CC} - 0.2V$
		2.2	6.0	mA	$V_{\rm CC} = {\rm MAX}, f_0 = 10{\rm MHz},$ 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_1 = 5{\rm MHz},$ GAB = GND, GBA = GND, SAB = CPAB = GND, SBA = $V_{\rm CC},$ $V_{\rm IN} = 3.4{\rm V}$ or $V_{\rm IN} = {\rm GND}$
	Total Power Supply Current <sup>5</sup>	7.0	12.8⁴	mA	$V_{CC} = MAX$ , $f_0 = 10MHz$ , 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_1 = 5MHz$ , $GAB = \overline{GBA} = GND$ , SAB = CPAB = GND, $SBA = V_{CC}$ , $V_{IN} = 0.2V$ or $V_{IN} \ge V_{CC} - 0.2V$
		9.2	21.84	mA	$V_{CC} = MAX$ , $f_0 = 10MHz$ , 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_1 = 5MHz$ , $GAB = \overline{GBA} = GND$ , SAB = CPAB = GND, $SBA = V_{CC}$ , $V_{IN} = 3.4V$ or $V_{IN} = GND$

### Notes:

D<sub>H</sub> = Duty Cycle for TTL Inputs High

N<sub>T</sub> = Number of TTL Inputs at D<sub>H</sub>

I<sub>ccp</sub> = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

= Clock Frequency for Register Devices (Zero for Non-Register Devices)

f, = Input Frequency

N, = Number of Inputs at f,

All currents are in milliamps and all frequencies are in megahertz.

7-53

<sup>1.</sup> Typical values are at  $V_{cc}$  = 5.0V, +25°C ambient. 2. Per TTL driven input ( $V_N$  = 3.4V); all other inputs at  $V_{cc}$  or GND.

<sup>3.</sup> This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

<sup>4.</sup> Values for these conditions are examples of the  $I_{\rm cc}$  formula. These limits are guaranteed but not tested.

<sup>5.</sup>  $I_{\rm c} = \frac{1_{\rm OUESCENT} + 1_{\rm NPLTS} + 1_{\rm DYNAMC}}{1_{\rm c} = \frac{1_{\rm c} + \Delta I_{\rm cc} + D_{\rm H}N_T + \frac{1}{c_{\rm CC}}(I_{\rm f}/2 + I_{\rm t}N_{\rm t})}{2} = \frac{1_{\rm cc} + \Delta I_{\rm cc} + D_{\rm H}N_T + \frac{1}{c_{\rm CC}}(I_{\rm f}/2 + I_{\rm t}N_{\rm t})}{2} = \frac{1_{\rm cc} + \Delta I_{\rm cc} + D_{\rm H}N_T + \frac{1}{c_{\rm cc}}(I_{\rm f}/2 + I_{\rm t}N_{\rm t})}{2} = \frac{1_{\rm cc} + \Delta I_{\rm cc} + D_{\rm H}N_T + \frac{1}{c_{\rm cc}}(I_{\rm f}/2 + I_{\rm t}N_{\rm t})}{2} = \frac{1_{\rm cc} + \Delta I_{\rm cc} + D_{\rm H}N_T + \frac{1}{c_{\rm cc}}(I_{\rm f}/2 + I_{\rm t}N_{\rm t})}{2} = \frac{1_{\rm cc} + \Delta I_{\rm cc} + D_{\rm H}N_T + \frac{1}{c_{\rm cc}}(I_{\rm f}/2 + I_{\rm t}N_{\rm t})}{2} = \frac{1_{\rm cc} + \Delta I_{\rm cc} + D_{\rm H}N_T + \frac{1}{c_{\rm cc}}(I_{\rm f}/2 + I_{\rm t}N_{\rm t})}{2} = \frac{1_{\rm cc} + \Delta I_{\rm cc} + D_{\rm H}N_T + \frac{1}{c_{\rm cc}}(I_{\rm f}/2 + I_{\rm t}N_{\rm t})}{2} = \frac{1_{\rm cc} + \Delta I_{\rm cc} + D_{\rm H}N_T + \frac{1}{c_{\rm cc}}(I_{\rm f}/2 + I_{\rm t}N_{\rm t})}{2} = \frac{1_{\rm cc} + \Delta I_{\rm cc} + D_{\rm H}N_T + \frac{1}{c_{\rm cc}}(I_{\rm f}/2 + I_{\rm t}N_T)}{2} = \frac{1_{\rm cc} + D_{\rm cc}}{2} = \frac{1_{\rm cc} + D_{\rm cc} + D_{\rm cc} + D_{\rm cc}}{2} = \frac{1_{\rm cc} + D_{\rm cc} + D_{\rm cc}}{2} = \frac{1_{\rm cc} + D_{\rm cc} + D_{\rm cc}}{2} = \frac{1_{\rm cc} + D_{\rm cc} + D_{\rm cc}}{2} = \frac{1_{\rm cc} + D_{\rm cc} + D_{\rm cc}}{2} = \frac{1_{\rm cc}}{2$ 

### **AC CHARACTERISTICS**

	Parameter	'FCT651T/652T				'FC	T651	T/652	AT	'FCT651CT/652CT					
Symbol		MIL		COM'L		MiL		COM'L		N	NL	COM, F		Units	Fig.
		Min.	Max.	Min.	Max.	Min.	Max.	Min.1	Мах.	Min.	Max.	Min.	Max.		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Bus to Bus	2.0	11.0	2.0	9.0	2.0	7.7	2.0	6.3	1.5	6.0	1.5	5.4	ns	1, 5
t <sub>PZH</sub>	Output Enable Time Enable to Bus	2.0	15.0	2.0	14.0	2.0	10.5	2.0	9.8	1.5	8.9	1.5	7.8	ns	1, 5
t <sub>PHZ</sub>	Output Disable Time Enable to Bus	2.0	11.0	2.0	9.0	2.0	7.7	2.0	6.3	1.5	7.7	1.5	6.3	ns	1, 5
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Clock to Bus	2.0	10.0	2.0	9.0	2.0	7.0	2.0	6.3	1.5	6.3	1.5	5.7	ns	1, 7, 8
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay SBA or SAB to A or B	2.0	12.0	2.0	11.0	2.0	8.4	2.0	7.7	1.5	7.0	1.5	6.2	ns	1, 7, 8

Note:

1. AC Characteristics guaranteed with  $C_L = 50 pF$  as shown in Figure 1.

### 1728 Tbl 08

### **AC OPERATING REQUIREMENTS**


Symbol		'F	'FCT651T/652T				'FCT651AT/652AT				'FCT651CT/652CT				
	Parameter	MIL		COM'L		MIL		COM'L		MIL		COM'L		Units	Fig.
		Min.	Max.	Min.	Max.	Min.	Мах.	Min.	Max.	Min.	Max.	Min.	Max.		110.
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time HIGH or LOW Bus to Clock	4.5	_	4.0		2.0	_	2.0	_	2.0	_	2.0	_	ns	1, 4
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time HIGH or LOW Bus to Clock	2.0	_	2.0		1.5	_	1.5	_	1.5		1.5	_	ns	1, 4
t <sub>w</sub> (H) t <sub>w</sub> (L)	Clock Pulse Width, HIGH or LOW	6.0	_	6.0	_	5.0	_	5.0	_	5.0	_	5.0	_	ns	1, 5

1728 Tbl 09

### Notes:

- 1. Minimum limits are guaranteed but not tested on Propagation Delays.
- 2. With one data channel toggling,  $t_{w}(L) = t_{w}(H) = 4.0$ ns and  $t_{i} = t_{i} = 1.0$ ns.

### ORDERING INFORMATION



1728 07