

**Fast CMOS 16-Bit Registers (3-State)**

**Product Features:**

**Common Features:**

- PI74FCT16374T and PI74FCT162374T have high current drive and four speed grades.  
 Standard speeds at 10.0 ns max.  
 "A" speeds at 6.5 ns max.  
 "C" speeds at 5.2 ns max.  
 "D" speeds at 4.2 ns max.  
 "E" speeds at 3.7 ns max.
- $V_{CC} = 5\text{ V} \pm 10\%$
- Hysteresis on all inputs
- Packaged in 48-pin plastic TSSOP and SSOP

**PI74FCT16374T Features:**

- High output drive:  $I_{OH} = -32\text{ mA}$ ;  $I_{OL} = 64\text{ mA}$
- Power off disable outputs permit "live insertion"
- Typical  $V_{OLP}$  (Output Ground Bounce)  $< 1.0\text{ V}$  at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

**PI74FCT162374T Features:**

- Balanced output drivers:  $\pm 24\text{ mA}$
- Reduced system switching noise
- Typical  $V_{OLP}$  (Output Ground Bounce)  $< 0.6\text{ V}$  at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

**Product Description:**

Pericom Semiconductor's PI74FCT series of logic circuits are produced in the Company's advanced 0.8 micron CMOS technology, achieving industry leading speed grades.


The PI74FCT16374T and PI74FCT162374T are 16-bit octal registers designed with 16 D-type flip-flops with a buffered common clock and 3-state outputs. The Output Enable ( $\overline{xOE}$ ) and clock ( $xCLK$ ) controls are organized to operate as two 8-bit registers or one 16-bit register. When  $\overline{OE}$  is HIGH, the outputs are in the high impedance state. Input data meeting the setup and hold time requirements of the D inputs is transferred to the O outputs on the LOW-to-HIGH transition of the clock input.

The PI74FCT16374T output buffers are designed with a Power-Off disable allowing "live insertion" of boards when used as backplane drivers.

The PI74FCT162374T has  $\pm 24\text{ mA}$  balanced output drivers. It is designed with current limiting resistors at its outputs to control the output edge rate resulting in lower ground bounce and undershoot. This eliminates the need for external terminating resistors for most interface applications.

All products are available in 48-pin 240 mil wide plastic TSSOP and 300 mil wide plastic SSOP packages.

**Logic Block Diagram**




**Product Pin Description**

Pin Name	Description
xOE	3-State Output Enable Inputs (Active LOW)
xCLK	Clock Inputs
xDx	Inputs
xOx	3-State Outputs
GND	Ground
Vcc	Power

**Truth Table<sup>(1)</sup>**

Function	Inputs			Outputs
	xDx	xCLK	xOE	xOx
High-Z	X	L	H	Z
	X	H	H	Z
Load Register	L	↑	L	L
	H	↑	L	H
	L	↑	H	Z
	H	↑	H	Z

**Product Pin Configuration**


- H = High Voltage Level  
 L = Low Voltage Level  
 X = Don't Care  
 Z = High Impedance  
 ↑ = LOW-to-HIGH transition

**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....	-55°C to +125°C
Ambient Temperature with Power Applied .....	-40°C to +85°C
Supply Voltage to Ground Potential (Inputs & Vcc Only) .....	-0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only) .....	-0.5V to Vcc
DC Input Voltage .....	-0.5V to +7.0V
DC Output Current .....	120 mA
Power Dissipation .....	1.0W

**Note:**

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC Electrical Characteristics** (Over the Operating Range, TA = -40°C to +85°C, VCC = 5.0V ± 10%)

Parameters	Description	Test Conditions <sup>(1)</sup>	Min.	Typ <sup>(2)</sup>	Max.	Units
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Logic HIGH Level	2.0			V
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Logic LOW Level			0.8	V
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>			±5	μA
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND			±5	μA
IOZ <sub>H</sub>	High Impedance	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 2.7 V			±10	μA
IOZ <sub>L</sub>	Output Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.5 V			±10	μA
V <sub>IK</sub>	Clamp Diode Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA		-0.7	-1.2	V
I <sub>OS</sub>	Short Circuit Current	V <sub>CC</sub> = Max. <sup>(3)</sup> , V <sub>OUT</sub> = GND	-80	-140	-200	mA
I <sub>O</sub>	Output Drive Current	V <sub>CC</sub> = Max. <sup>(3)</sup> , V <sub>OUT</sub> = 2.5 V	-50		-180	mA
V <sub>H</sub>	Input Hysteresis			100		mV

**4**
**PI74FCT16374T Output Drive Characteristics** (Over the Operating Range)

Parameters	Description	Test Conditions <sup>(1)</sup>	Min.	Typ <sup>(2)</sup>	Max.	Units
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -3.0 mA	2.5	3.5	
			I <sub>OH</sub> = -15.0 mA	2.4	3.5	
			I <sub>OH</sub> = -32.0 mA	2.0	3.0	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>		0.2	0.55	V
I <sub>OFF</sub>	Power Down Disable	V <sub>CC</sub> = 0 V, V <sub>IN</sub> or V <sub>OUT</sub> ≤ 4.5 V	—	—	±100	μA

**PI74FCT162374T Output Drive Characteristics** (Over the Operating Range)

Parameters	Description	Test Conditions <sup>(1)</sup>	Min.	Typ <sup>(2)</sup>	Max.	Units
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4	3.3		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>		0.3	0.55	V
I <sub>ODL</sub>	Output LOW Current	V <sub>CC</sub> = 5 V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , V <sub>OUT</sub> = 1.5 V <sup>(3)</sup>	60	115	150	mA
I <sub>ODH</sub>	Output HIGH Current	V <sub>CC</sub> = 5 V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , V <sub>OUT</sub> = 1.5 V <sup>(3)</sup>	-60	-115	-150	mA

**Capacitance** (TA = 25°C, f = 1 MHz)

Parameters <sup>(4)</sup>	Description	Test Conditions	Typ	Max.	Units
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0 V	4.5	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0 V	5.5	8	pF

**Notes:**

- For conditions show as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V<sub>CC</sub> = 5.0, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- This parameter is determined by device characterization but is not production tested.

**Power Supply Characteristics**

Parameters	Description	Test Conditions <sup>(1)</sup>		Min.	Typ <sup>(2)</sup>	Max.	Units
I <sub>cc</sub>	Quiescent Power Supply Current	V <sub>cc</sub> = Max.	V <sub>IN</sub> = GND or V <sub>cc</sub>		2	500	μA
ΔI <sub>cc</sub>	Supply Current per Input @ TTL HIGH	V <sub>cc</sub> = Max.	V <sub>IN</sub> = 3.4 V <sup>(3)</sup>		0.5	1.5	mA
I <sub>ccd</sub>	Supply Current per Input per MHz <sup>(4)</sup>	V <sub>cc</sub> = Max., Outputs Open xOE = GND One Bit Toggling 50% Duty Cycle	V <sub>IN</sub> = V <sub>cc</sub> V <sub>IN</sub> = GND		60	100	μA/ MHz
I <sub>c</sub>	Total Power Supply Current <sup>(6)</sup>	V <sub>cc</sub> = Max., Outputs Open f <sub>CP</sub> = 10 MHz 50% Duty Cycle xOE = GND fi = 5 MHz 50% Duty Cycle One Bit Toggling	V <sub>IN</sub> = V <sub>cc</sub> V <sub>IN</sub> = GND		0.7	2.5 <sup>(5)</sup>	mA
			V <sub>IN</sub> = 3.4 V V <sub>IN</sub> = GND		1.2	4.0 <sup>(5)</sup>	
		V <sub>cc</sub> = Max., Outputs Open f <sub>CP</sub> = 10 MHz 50% Duty Cycle xOE = GND 16 Bits Toggling fi = 2.5 MHz 50% Duty Cycle	V <sub>IN</sub> = V <sub>cc</sub> V <sub>IN</sub> = GND		3.1	6.5 <sup>(5)</sup>	
			V <sub>IN</sub> = 3.4 V V <sub>IN</sub> = GND		7.6	20.0 <sup>(5)</sup>	

**Notes:**

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device.
- Typical values are at V<sub>cc</sub> = 5.0 V, +25°C ambient.
- Per TTL driven input (V<sub>IN</sub> = 3.4 V); all other inputs at V<sub>cc</sub> or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I<sub>cc</sub> formula. These limits are guaranteed but not tested.
- I<sub>C</sub> = I<sub>QUIESCENT</sub> + I<sub>INPUTS</sub> + I<sub>DYNAMIC</sub>  
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_i N_i)$   
I<sub>CC</sub> = Quiescent Current  
ΔI<sub>CC</sub> = Power Supply Current for a TTL High Input (V<sub>IN</sub> = 3.4 V)  
D<sub>H</sub> = Duty Cycle for TTL Inputs High  
N<sub>T</sub> = Number of TTL Inputs at D<sub>H</sub>  
I<sub>CCD</sub> = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)  
f<sub>CP</sub> = Clock Frequency for Register Devices (Zero for Non-Register Devices)  
f<sub>i</sub> = Input Frequency  
N<sub>i</sub> = Number of Inputs at f<sub>i</sub>  
All currents are in milliamps and all frequencies are in megahertz.

**PI74FCT16374T Switching Characteristics over Operating Range**

Preliminary

Parameters	Description	Conditions <sup>(1)</sup>	'16374T		'16374AT		'16374CT		'16374DT		'16374ET		Unit
			Com.		Com.		Com.		Com.		Com.		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
IPLH IPLH	Propagation Delay xCLKx to xOx	CL = 50 pF RL = 500Ω	2.0	10.0	2.0	6.5	2.0	5.2	2.0	4.2	1.5	3.7	ns
IPZH IPZL	Output Enable Time		1.5	12.5	1.5	6.5	1.5	5.5	1.5	4.8	1.5	4.4	ns
IPHZ IPLZ	Output Disable Time		1.5	8.0	1.5	5.5	1.5	5.0	1.5	4.0	1.5	3.6	ns
TSU	Set-up Time HIGH or LOW, xDx to xCLK		2.0	—	2.0	—	2.0	—	2.0	—	1.5	—	ns
TH	Hold Time HIGH or LOW, xDx to xCLK		1.5	—	1.5	—	1.5	—	1.0	—	0.0	—	ns
tw	xCLK Pulse Width HIGH or LOW		7.0	—	5.0	—	5.0	—	3.0	—	3.0 <sup>(4)</sup>	—	ns
tsk(o)	Output Skew <sup>(3)</sup>		—	0.5	—	0.5	—	0.5	—	0.5	—	0.5	ns

**4**

**PI74FCT162374T Switching Characteristics over Operating Range**

Preliminary

Parameters	Description	Conditions <sup>(1)</sup>	'162374T		'162374AT		'162374CT		'162374DT		'162374ET		Unit
			Com.		Com.		Com.		Com.		Com.		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
IPLH IPLH	Propagation Delay xCLKx to xOx	CL = 50 pF RL = 500Ω	2.0	10.0	2.0	6.5	2.0	5.2	2.0	4.2	1.5	3.7	ns
IPZH IPZL	Output Enable Time		1.5	12.5	1.5	6.5	1.5	5.5	1.5	4.8	1.5	4.4	ns
IPHZ IPLZ	Output Disable Time		1.5	8.0	1.5	5.5	1.5	5.0	1.5	4.0	1.5	3.6	ns
TSU	Set-up Time HIGH or LOW, xDx to xCLK		2.0	—	2.0	—	2.0	—	2.0	—	1.5	—	ns
TH	Hold Time HIGH or LOW, xDx to xCLK		1.5	—	1.5	—	1.5	—	1.0	—	0.0	—	ns
tw	xCLK Pulse Width HIGH or LOW		7.0	—	5.0	—	5.0	—	3.0	—	3.0 <sup>(4)</sup>	—	ns
tsk(o)	Output Skew <sup>(3)</sup>		—	0.5	—	0.5	—	0.5	—	0.5	—	0.5	ns

**Notes:**

1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.
4. This limit is guaranteed but not tested.