
- State-of-the-Art BiCMOS Design Significantly Reduces I_{CCZ}
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Independent Registers and Enables for A and B Buses
- Multiplexed Real-Time and Stored Data
- Power-Up High-Impedance Mode
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic and Ceramic 300-mil DIPs (JT, NT)

description


These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers.

Output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input selects real-time data, and a high input selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'BCT652.

SN54BCT652...JT OR W PACKAGE SN74BCT652...DW OR NT PACKAGE (TOP VIEW)



SN54BCT652...FK PACKAGE (TOP VIEW)



NC - No internal connection

Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the select- or enable-control pins. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration each output reinforces its input. Therefore, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remain at its last state.

The SN54BCT652 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74BCT652 is characterized for operation from 0°C to 70°C.




Figure 1. Bus-Management Functions

Pin numbers shown are for the DW, JT, NT, and W packages.




FUNCTION TABLE

		INPU ⁻	гѕ			DATA	A 1/0†	OPERATION OR FUNCTION
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	OPERATION OR FUNCTION
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation
L	Н	\uparrow	\uparrow	X	X	Input	Input	Store A and B data
X	Н	\uparrow	H or L	X	X	Input	Unspecified [‡]	Store A, hold B
Н	Н	\uparrow	\uparrow	X‡	X	Input	Output	Store A in both registers
L	X	H or L	\uparrow	X	X	Unspecified [‡]	Input	Hold A, store B
L	L	\uparrow	\uparrow	X	X‡	Output	Input	Store B in both registers
L	L	Χ	Χ	X	L	Output	Input	Real-time B data to A bus
L	L	Χ	H or L	X	Н	Output	Input	Stored B data to A bus
Н	Н	Χ	Χ	L	X	Input	Output	Real-time A data to B bus
Н	Н	H or L	Χ	Н	X	Input	Output	Stored A data to B bus
Н	L	H or L	H or L	Н	Н	Output	Output	Stored A data to B bus and stored B data to A bus

[†] The data output functions may be enabled or disabled by a variety of level combinations at the OEAB or OEBA inputs. Data input functions are always enabled; i.e., data at the bus pins is stored on every low-to-high transition on the clock inputs.

logic symbol§




§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, NT, and W packages.

[‡] Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered in order to load both registers.

logic diagram (positive logic)



Pin numbers shown are for the DW, JT, NT, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		– 0.5 V to 7 V
Input voltage range: Control inputs (see	Note 1)	– 0.5 V to 7 V
I/O ports (see Note	1)	– 0.5 V to 5.5 V
Voltage range applied to any output in th	ne disabled or power-off state, VO	– 0.5 V to 7 V
Voltage range applied to any output in th	ne high state, VO	– 0.5 V to V _{CC}
Current into any output in the low state:	SN54BCT652	96 mÅ
;	SN74BCT652	128 mA
Operating free-air temperature range:	SN54BCT652	– 55°C to 125°C
;	SN74BCT652	0°C to 70°C
Storage temperature range		– 65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



recommended operating conditions

		SN	54BCT6	52	SN	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
ΙK	Input clamp current			-18			-18	mA
IOH	High-level output current			-12			-15	mA
lOL	Low-level output current			48			64	mA
TA	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER TEST CONDITIONS		T CONDITIONS	SN	54BCT6	52	SN	UNIT			
		TES	MIN	TYP†	MAX	MIN TYP [†]		MAX	UNII	
٧ıK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	V
			$I_{OH} = -3 \text{ mA}$	2.4	3.3		2.4	3.3		
Vон		V _{CC} = 4.5 V	$I_{OH} = -12 \text{ mA}$	2	3.2					V
			$I_{OH} = -15 \text{ mA}$				2	3.1		
V/01		V _{CC} = 4.5 V	I _{OL} = 48 mA		0.38	0.55				V
VOL		vCC = 4.5 v	$I_{OL} = 64 \text{ mA}$					0.42	0.55	V
1.	A or B port	V00 - 5 5 V	V _I = 5.5 V			1			1	mA
=	Control inputs	V _{CC} = 5.5 V,	V = 5.5 V			1			1	IIIA
ı†	A or B port	V00 - 5 5 V	V _I = 2.7 V			70			70	
¹ıн [‡]	Control inputs	V _{CC} = 5.5 V,	V = 2.7 V			20			20	μΑ
ı. t	A or B port	V00 - 5 5 V	V _I = 0.5 V			-0.7			-0.7	mA
I _{IL} ‡	Control inputs	V _{CC} = 5.5 V,	V = 0.5 V		-0.7				-0.7	IIIA
los§		V _{CC} = 5.5 V,	V _O = 0	-100		-225	-100		-225	mA
ICCL	A or B port	V _{CC} = 5.5 V,	V _I = 0		43	69		43	69	mA
ICCH	A or B port	V _{CC} = 5.5 V,	V _I = 4.5 V		6	10		6	10	mA
ICCZ	A or B port	V _{CC} = 5.5 V,	V _I = 0		10	17		10	17	mA
Ci	Control inputs	V _{CC} = 5 V,	V _I = 2.5 V or 0.5 V		6			6		pF
Cio	A or B port	V _{CC} = 5 V,	V _O = 2.5 V or 0.5 V		14			14		pF

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		V _{CC} = 5 V, T _A = 25°C		SN54B	CT652	T652 SN7BCTT652		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	77	0	77	0	77	MHz
t _W	Pulse duration, CLK high or low	6.5		7		6.5		ns
t _{su}	Setup time, A or B before CLKAB↑ or CLKBA↑	5		6		5		ns
t _h	Hold time, A or B after CLKAB↑ or CLKBA↑	1		1		1		ns



[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[§] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

SN54BCT652, SN74BCT652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS038A - AUGUST 1989 - REVISED NOVEMBER 1993

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		$V_{CC} = 5 V$, $T_A = 25^{\circ}C$			CT652	SN74B	UNIT	
	(INPUT)	(001701)	MIN	TYP	MIN	MIN	MAX	MIN	MAX	
f _{max}			77			77		77		MHz
t _{PLH}	CLKBA	А	2.6	6.9	8.9	2.6	11.6	2.6	10.5	ns
^t PHL	CLNDA	^	2.8	6.8	8.8	2.8	10.7	2.8	9.9	115
^t PLH	CLKAB	В	2.6	6.9	8.9	2.6	11.6	2.6	10.5	ns
^t PHL	CLNAB	Ь	2.8	6.8	8.8	2.8	10.7	2.8	9.9	113
^t PLH	А	В	1.7	5.8	7.5	1.7	10.3	1.7	8.9	ns
^t PHL	^	Ь	2.4	6.5	8.2	2.4	11	2.4	9.8	113
^t PLH	В	А	1.7	5.8	7.5	1.7	10.3	1.7	8.9	ns
^t PHL		^	2.4	6.5	8.2	2.4	11	2.4	9.8	115
^t PLH	SBAŤ	А	3.5	8.8	10.8	3.5	14.2	3.5	13.1	ns
^t PHL	(with B high)	^	2.4	5.9	7.7	2.4	9.1	2.4	8.5	
^t PLH	SBAŤ	А	3	7.6	9.7	3	12.4	3	11.3	ns
^t PHL	(with B low)	^	3.8	8.3	10.4	3.8	12.9	3.8	12.5	
^t PLH	SABŤ	В	3.5	8.8	10.8	3.5	14.2	3.5	13.1	ns
^t PHL	(with A high)	Ь	2.4	5.9	7.7	2.4	9.1	2.4	8.5	115
^t PLH	SABŤ	В	3	7.6	9.7	3	12.4	3	11.3	ns
^t PHL	(with A low)	Ь	3.8	8.3	10.4	3.8	12.9	3.8	12.5	113
^t PZH	OEBA	A	2.5	7.2	8.9	2.5	11.2	2.5	10.6	ne
^t PZL	OEBA	^	3.2	8.1	10.1	3.2	12.6	3.2	12	ns
^t PHZ	OEBA	А	2.8	6.7	8.6	2.8	10.9	2.8	10	ne
^t PLZ	OEBA	^	2.4	6.3	8.4	2.4	10.5	2.4	9.5	ns
^t PZH	OEAB	В	1.5	5.4	7.1	1.5	9	1.5	8.1	ns
^t PZL	OLAD		2.3	6.2	8.1	2.3	10.3	2.3	9.3	IIS
^t PHZ	OEAB	В	3.5	8.2	10	3.5	12.2	3.5	11.6	ne
^t PLZ	OLAD		2.8	7.2	9.5	2.8	12	2.8	11.3	ns

[†] These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

Product Folder: SN54BCT652, Octal Bus Transceivers And Registers With 3-State Outputs

Contact Us Buy About TI About

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS | PRICING/AVAILABILITY/PKG |

APPLICATION NOTES | USER GUIDES | MORE LITERATURE

PRODUCT SUPPORT: TRAINING

SN54BCT652, Octal Bus Transceivers And Registers With 3-State Outputs

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN54BCT652	SN74BCT652
Voltage Nodes (V)	5	5
Vcc range (V)	4.5 to 5.5	4.5 to 5.5
Input Level	TTL	TTL
Output Level	TTL	TTL
No. of Outputs	8	8
Static Current		39.5

FEATURES ▲Back to Top

- State-of-the-Art BiCMOS Design Significantly Reduces I_{CCZ}
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Independent Registers and Enables for A and B Buses
- · Multiplexed Real-Time and Stored Data
- Power-Up High-Impedance Mode
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic and Ceramic 300-mil DIPs (JT, NT)

DESCRIPTION ▲ <u>Back to Top</u>

These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers.

Output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input selects real-time data, and a high input selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the ´BCT652.

Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the select- or enable-control pins.

When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration each output reinforces its input. Therefore, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remain at its last state.

The SN54BCT652 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74BCT652 is characterized for operation from 0°C to 70°C.

TECHNICAL DOCUMENTS

▲Back to Top

To view the following documents, <u>Acrobat Reader 4.0</u> is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET ▲Back to Top

Full datasheet in Acrobat PDF: sn54bct652.pdf (112 KB,Rev.A) (Updated: 11/01/1993)

APPLICATION NOTES ▲Back to Top

Product Folder: SN54BCT652, Octal Bus Transceivers And Registers With 3-State Outputs

View Application Notes for Digital Logic

- Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A) (SCBA012A Updated: 08/01/1997)
- Designing With Logic (Rev. C) (SDYA009C Updated: 06/01/1997)
- Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits (SZZA026 Updated: 06/20/2001)
- Implications of Slow or Floating CMOS Inputs (Rev. C) (SCBA004C Updated: 02/01/1998)
- Input and Output Characteristics of Digital Integrated Circuits (SDYA010 Updated: 10/01/1996)
- Live Insertion (SDYA012 Updated: 10/01/1996)
- TI IBIS File Creation, Validation, and Distribution Processes (SZZA034 Updated: 08/29/2002)
- Understanding and Interpreting Texas Instruments Standard-Logic Products Data Sh (Rev. A) (SZZA036A Updated: 02/27/2003)

MORE LITERATURE

▲Back to Top

- Enhanced Plastic Portfolio Brochure (SGZB004, 387 KB Updated: 08/19/2002)
- Logic Reference Guide (SCYB004, 1032 KB Updated: 10/23/2001)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB Updated: 07/28/2000)
- Military Brief (SGYN138, 803 KB Updated: 10/10/2000)
- Overview of IEEE Std 91-1984, Explanation of Logic Symbols Training Booklet (Rev. A) (SDYZ001A, 138 KB Updated: 07/01/1996)
- Palladium Lead Finish User's Manual (SDYV001, 2041 KB Updated: 11/01/1996)
- QML Class V Space Products Military Brief (Rev. A) (SGZN001A, 257 KB Updated: 10/07/2002)

USER GUIDES

▲Back to Top

• LOGIC Pocket Data Book (SCYD013, 4837 KB - Updated: 12/05/2002)

PRICING/AV	AILABILITY	/PKG					▲Back to Top	2						
DEVICE INFORMATION Updated Daily								TI INVENTORY STATUS As Of 09:00 AM GMT, 17 Apr 2003			REPORTED DISTRIBUTOR INVENTORY As Of 09:00 AM GMT, 17 Apr 2003			
ORDERABLE DEVICE	<u>STATUS</u>	PACKAGE TYPE PINS	TEMP (°C)	DSCC NUMBER	PRODUCT CONTENT	BUDGETARY PRICING QTY \$US	STD PACK QTY	IN STOCK	IN PROGRESS QTY DATE	LEAD TIME	DISTRIBUTOR COMPANY REGION	IN STOCK	PURCHASE	
5962- 9155301MKA	ACTIVE	<u>CFP</u> (W) 24	-55 TO 125		View Contents	1KU 13.13	1	<u>0</u> *	>10k 20 May	8 WKS	None Reported View Distributors			
5962- 9155301MLA	ACTIVE	<u>CDIP</u> (<u>JT)</u> 24	-55 TO 125		View Contents	1KU 9.50	1	<u>0</u> *	>10k 20 May	8 WKS	None Reported <u>View Distributors</u>			
SNJ54BCT652FK	ACTIVE	LCCC (FK) 28	-55 TO 125		View Contents	1KU 13.83	1	<u>0</u> *	3889 20 May	8 WKS	None Reported <u>View Distributors</u>			
									>10k 27 May					
SNJ54BCT652JT	ACTIVE	<u>CDIP</u> (<u>JT)</u> 24	-55 TO 125	5962- 9155301MLA	View Contents	1KU 9.50	1	<u>249</u> *	>10k 20 May	8 WKS	<u>Avnet-SILICA</u> Europe	1	BUY NOW	
SNJ54BCT652W	ACTIVE	<u>CFP</u> (W) 24	-55 TO 125	5962- 9155301MKA	View Contents	1KU 13.13	1	<u>0</u> *	>10k 20 May	8 WKS	None Reported View Distributors			

Table Data Updated on: 4/17/2003

Product Folder: SN54BCT652, Octal Bus Transceivers And Registers With 3-State Outputs

Trademarks | Privacy Policy | Terms of Use