



T-51-21

MM54HC14/MM74HC14 Hex Inverting Schmitt Trigger

General Description

The MM54HC14/MM74HC14 utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as well as the capability to drive 10 LS-TTL loads.


The 54HC/74HC logic family is functionally and pinout compatible with the standard 54LS/74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to V_{CC} and ground.

Features

- Typical propagation delay: 13 ns
- Wide power supply range: 2–6V
- Low quiescent current: 20 μ A maximum (74HC Series)
- Low input current: 1 μ A maximum
- Fanout of 10 LS-TTL loads
- Typical hysteresis voltage: 0.9V at V_{CC}=4.5V

Connection and Schematic Diagrams

Dual-In-Line Package




TL/F/5105-1

Top View

Order Number MM54HC14* or MM74HC14*

*Please look into Section 8, Appendix D for availability of various package types.



TL/F/5105-2

T-51-21

MM54HC14/MM74HC14

Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC})	-0.5 to $+7.0$ V
DC Input Voltage (V_{IN})	-1.5 to $V_{CC} + 1.5$ V
DC Output Voltage (V_{OUT})	-0.5 to $V_{CC} + 0.5$ V
Clamp Diode Current (I_{IK}, I_{OK})	± 20 mA
DC Output Current, per pin (I_{OUT})	± 25 mA
DC V_{CC} or GND Current, per pin (I_{CC})	± 50 mA
Storage Temperature Range (T_{STG})	-65°C to $+150^\circ\text{C}$

Power Dissipation (P_D)		
(Note 3)	600 mW	
S.O. Package only	500 mW	
Lead Temp. (T_L) (Soldering 10 seconds)	260°C	

Operating Conditions

	Min	Max	Units
Supply Voltage (V_{CC})	2	6	V
DC Input or Output Voltage (V_{IN}, V_{OUT})	0	V_{CC}	V
Operating Temp. Range (T_A)			
MM74HC	-40	$+85$	°C
MM54HC	-55	$+125$	°C

DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	V_{CC}	$T_A = 25^\circ\text{C}$		74HC $T_A = -40$ to 85°C	54HC $T_A = -55$ to 125°C	Units
				Typ	Guaranteed Limits			
V_{T+}	Positive Going Threshold Voltage	Minimum	2.0V 4.5V 6.0V	1.2 2.7 3.2	1.0 2.0 3.0	1.0	1.0	V
		Maximum	2.0V 4.5V 6.0V	1.2 2.7 3.2	1.5 3.15 4.2	1.5	1.5	V
	Negative Going Threshold Voltage	Minimum	2.0V 4.5V 6.0V	0.7 1.8 2.2	0.3 0.9 1.2	0.3	0.3	V
		Maximum	2.0V 4.5V 6.0V	0.7 1.8 2.2	1.0 2.2 3.0	1.0	1.0	V
V_H	Hysteresis Voltage	Minimum	2.0V 4.5V 6.0V	0.5 0.9 1.0	0.2 0.4 0.5	0.2	0.2	V
		Maximum	2.0V 4.5V 6.0V	0.5 0.9 1.0	1.0 1.4 1.5	1.0	1.0	V
	Minimum High Level Output Voltage	$V_{IN} = V_{IL}$ $ I_{OUT} = 20 \mu\text{A}$	2.0V 4.5V 6.0V	2.0 4.5 6.0	1.9 4.4 5.9	1.9	1.9	V
		$V_{IN} = V_{IL}$ $ I_{OUT} = 4.0 \text{ mA}$ $ I_{OUT} = 5.2 \text{ mA}$	4.5V 6.0V	4.2 5.7	3.98 5.48	3.84 5.34	3.7 5.2	V
V_{OL}	Maximum Low Level Output Voltage	$V_{IN} = V_{IH}$ $ I_{OUT} = 20 \mu\text{A}$	2.0V 4.5V 6.0V	0 0 0	0.1 0.1 0.1	0.1	0.1	V
		$V_{IN} = V_{IH}$ $ I_{OUT} = 4.0 \text{ mA}$ $ I_{OUT} = 5.2 \text{ mA}$	4.5V 6.0V	0.2 0.2	0.26 0.26	0.33 0.33	0.4 0.4	V
	Maximum Input Current	$V_{IN} = V_{CC}$ or GND	6.0V		± 0.1	± 1.0	± 1.0	μA
		$V_{IN} = V_{CC}$ or GND	6.0V		2.0	20	40	μA
I_{IN}	Maximum Input Current	$V_{IN} = V_{CC}$ or GND	6.0V		± 0.1	± 1.0	± 1.0	μA
I_{CC}	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND	6.0V		2.0	20	40	μA

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.


Note 3: Power Dissipation temperature derating — plastic "N" package: $-12 \text{ mW}/^\circ\text{C}$ from 65°C to 85°C ; ceramic "J" package: $-12 \text{ mW}/^\circ\text{C}$ from 100°C to 125°C .Note 4: For a power supply of $5\text{V} \pm 10\%$ the worst case output voltages (V_{OH} and V_{OL}) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V_{IH} and V_{IL} occur at $V_{CC} = 5.5\text{V}$ and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst case leakage current (I_{IN} , I_{CC} , and I_{OZ}) occur for CMOS at the higher voltage and so the 6.0V values should be used.

3


AC Electrical Characteristics $V_{CC}=5V$, $T_A=25^\circ C$, $C_L=15\text{ pF}$, $t_r=t_f=6\text{ ns}$ T-51-21

Symbol	Parameter	Conditions	Typ	Guaranteed Limit	Units			
t_{PHL}, t_{PLH}	Maximum Propagation Delay		12	22	ns			
AC Electrical Characteristics $V_{CC}=2.0\text{V}$ to 6.0V , $C_L=50\text{ pF}$, $t_r=t_f=6\text{ ns}$ (unless otherwise specified)								
Symbol	Parameter	Conditions	V_{CC}	$T_A=25^\circ C$	74HC			
				$T_A=-40$ to $85^\circ C$	54HC			
			Typ		$T_A=-55$ to $125^\circ C$			
				Guaranteed Limits				
t_{PHL}, t_{PLH}	Maximum Propagation Delay		2.0V 4.5V 6.0V	60 13 11	125 25 21	156 31 26	188 38 32	ns
t_{THL}, t_{THL}	Maximum Output Rise and Fall Time		2.0V 4.5V 6.0V	30 8 7	75 15 13	95 19 16	110 22 19	ns
C_{PD}	Power Dissipation Capacitance (Note 5)	(per gate)		27				pF
C_{IN}	Maximum Input Capacitance			5	10	10	10	pF

Note 5: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$, and the no load dynamic current consumption, $I_S = C_{PD} V_{CC} f + I_{CC}$.

Typical Performance Characteristics


TL/F/5105-3



TL/F/5105-4

Typical Applications

Low Power Oscillator




TL/F/5105-5

$$t_1 \approx RC \ln \frac{V_{T+}}{V_{T-}}$$

$$t_2 \approx RC \ln \frac{V_{CC}-V_{T-}}{V_{CC}-V_{T+}}$$

$$f \approx \frac{1}{RC \ln \frac{V_{T+}(V_{CC}-V_{T-})}{V_{T-}(V_{CC}-V_{T+})}}$$

Note: The equations assume $t_1 + t_2 \gg t_{pd0} + t_{pd1}$



TL/F/5105-6