- Inputs Are TTL-Voltage Compatible
- Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption
- **Balanced Propagation Delays**
- ±24-mA Output Drive Current Fanout to 15 F Devices
- SCR-Latchup-Resistant CMOS Process and **Circuit Design**
- Exceeds 2-kV ESD Protection Per MIL-STD-883, Method 3015

description/ordering information

The 'ACT74 dual positive-edge-triggered devices are D-type flip-flops.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

ORDERABLE TOP-SIDE PACKAGE[†] TA PART NUMBER MARKING PDIP – E CD74ACT74E CD74ACT74E Tube Tube CD74ACT74M -55°C to 125°C SOIC - M ACT74M CD74ACT74M96 Tape and reel CDIP – F Tube CD54ACT74F3A CD54ACT74F3A

ORDERING INFORMATION

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

		(each fli	p-flop)	-	
	INP	UTS		OUTI	PUTS
PRE	CLR	CLK	D	Q	Q
L	Н	Х	Х	Н	L
Н	L	Х	Х	L	Н
L	L	Х	Х	н†	н†
Н	н	\uparrow	Н	н	L
н	Н	\uparrow	L	L	Н
н	н	L	х	Q ₀	\overline{Q}_0

[†]This configuration is nonstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2002, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products. production processing does not necessarily include testing of all pa

CD54AC CD74ACT74	i		M	
1CLR [1D [1CLK [1PRE [1Q [GND [2 3 4 5	14 13 12 11 10 9 8		V _{CC} 2CLR 2D 2CLK 2PRE 2Q 2Q

SCHS321 - DECEMBER 2002

logic diagram, each flip-flop (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	0.5 V to 6 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) (see Note 1)	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 2): E package	80°C/W
M package	86°C/W
Storage temperature range, T _{stg}	$\dots -65^{\circ}C$ to $150^{\circ}C$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

		T _A = 25°C -55°C to 125°C		–40°C to 85°C		UNIT		
		MIN	MAX	MIN	MAX	MIN	MAX	
VCC	Supply voltage	4.5	5.5	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		2		V
VIL	Low-level input voltage		0.8		0.8		0.8	V
VI	Input voltage	0	VCC	0	VCC	0	VCC	V
Vo	Output voltage	0	VCC	0	VCC	0	VCC	V
ЮН	High-level output current		-24		-24		-24	mA
IOL	Low-level output current		24		24		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		10		10		10	ns/V

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCHS321 – DECEMBER 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CON	IDITIONS	Vcc	T _A = 2	25°C	–55°(125		–40°(85°		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	ν ν ν μ ν μ μ μ μ Α
		I _{OH} = -50 μA	4.5 V	4.4		4.4		4.4		
Maria		I _{OH} = -24 mA	4.5 V	3.94		3.7		3.8		V
VOH	$V_{I} = V_{IH} \text{ or } V_{IL}$	I _{OH} = -50 mA [†]	5.5 V			3.85				
		I _{OH} = -75 mA [†]	5.5 V				3.85			
		I _{OL} = 50 μA	4.5 V		0.1		0.1		0.1	
M		I _{OL} = 24 mA	4.5 V		0.36		0.5		0.1 0.44 V 1.65 ±1 μΑ	V
VOL	VI = VIH or VIL	$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V				1.65			v
		$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V						1.65	
l	$V_I = V_{CC} \text{ or } GND$		5.5 V		±0.1		±1		±1	μΑ
ICC	$V_I = V_{CC}$ or GND,	IO = 0	5.5 V		4		80		40	μΑ
∆I _{CC} ‡	V _I = V _{CC} – 2.1 V		4.5 V to 5.5 V		2.4		3		2.8	mA
Ci					10		10		10	pF

[†] Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 50-Ω transmission-line drive capability at 85°C and 75-Ω transmission-line drive capability at 125°C.

[‡]Additional quiescent supply current per input pin, TTL inputs high, 1 unit load

ACT INPUT LOAD TABLE

INPUT	UNIT LOAD
Data	0.53
PRE or CLR	0.58
CLK	1

Unit load is ΔI_{CC} limit specified in electrical characteristics table (e.g., 2.4 mA at 25°C).

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			–55°(125		–40° 85°		UNIT
			MIN	MAX	MIN	MAX	
fclock	Clock frequency			85		97	MHz
	Pulse duration	PRE or CLR low	5		4.4		20
tw		CLK	5.7		5	ns	115
+	Satur time	Data	4		3.5		ns
t _{su}	Setup time	PRE or CLR inactive					ns
th	Hold time	Data after CLK1	0		0		ns
t _{rec}	Recovery time, before CLK1	CLR↑ or PRE↑	2.7		2.4		ns



SCHS321 - DECEMBER 2002

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	–55° 125		–40° 85°		UNIT
		(001F01)	MIN	MAX	MIN	MAX	
f _{max}			85		97		MHz
^t PLH		0	2.4	9.5	2.5 2.5	8.6	ns
^t PHL	CLK	Q or Q	2.4	9.5		8.6	
^t PLH	PRE or CLR	Q or Q	2.9	11.5	3	10.5	ns
^t PHL	FRE 01 CER	200	3.1	12.5	3.2	11.4	115

operating characteristics, V_{CC} = 5 V, T_A = 25° C

	PARAMETER	TYP	UNIT
C _{pd}	Power dissipation capacitance	55	pF




SCHS321 - DECEMBER 2002



PARAMETER MEASUREMENT INFORMATION

- Filase relationships between waveloints are arbitrary.
 - D. For clock inputs, f_{max} is measured with the input duty cycle at 50%.
 - E. The outputs are measured one at a time with one input transition per measurement.
 - F. t_{PLH} and t_{PHL} are the same as t_{pd} .
 - G. tPZL and tPZH are the same as ten.
 - H. tpLZ and tpHZ are the same as tdis





J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

MPDI002C - JANUARY 1995 - REVISED DECEMBER 20002

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

/д.

B. This drawing is subject to change without notice.

/C Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.




MECHANICAL DATA

MSOI002B - JANUARY 1995 - REVISED SEPTEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

D (R-PDSO-G**) 8 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated