



High Speed CMOS 8-bit Bus Interface Register Transceivers

QS29FCT52T
QS29FCT53T

QS29FCT2052T
QS29FCT2053T

FEATURES/BENEFITS

- Pin and function compatible to the Am2952/3 29FCT52/3 and 29FCT52/3T
- CMOS power levels: <7.5 mW static
- Available in DIP, ZIP, SOIC, QSOP, LCC
- Undershoot clamp diodes on all inputs
- TTL-compatible input and output levels
- Ground bounce controlled outputs
- Reduced output swing of 0-3.5V
- Military product compliant to MIL-STD-883

FCT-T 2952T, 2953T

- JEDEC-FCT spec compatible
- Fastest CMOS logic family available
- A, B and C speed grades with 5.5ns tPD for C
- I_{OL} = 64 mA Com., 48 mA Mil.


FCT-T 2052T, 2053T

- Built-in 25Ω series resistor outputs reduce reflection and other system noise
- A, B and C speed grades with 5.5ns tPD for C speed guaranteed with 50pF loads


DESCRIPTION

The QS29FCT52T/3T are 8-bit high-speed CMOS TTL-compatible registered bus transceivers with three-state outputs that are ideal for driving high capacitance loads such as memory and address buses. The 2052/3 devices are 25Ω resistor output versions useful for driving transmission lines and reducing system noise. The 2052/3 series parts can replace the 2052/3 series to reduce noise in an existing design. All inputs have clamp diodes for undershoot noise suppression. All outputs have ground bounce suppression, and will not load an active bus when V_{CC} is removed from the device.

FUNCTIONAL BLOCK DIAGRAM



PINOUTS



PIN DESCRIPTIONS

Name	I/O	Description
A7-A0	I/O	A Bus
B7-B0	I/O	B Bus
CPA	I	Register A Clock Input
CPB	I	Register B Clock Input
\overline{CEA}	I	Register A Clock Enable
\overline{CEB}	I	Register B Clock Enable
\overline{OEA}	I	Output Enable, Reg B to A Bus
\overline{OEB}	I	Output Enable, Reg A to B Bus

FUNCTION TABLES - QS29FCT52/3, 2052/3

Inputs						Outputs	
CPA	CPB	\overline{CEA}	\overline{CEB}	\overline{OEA}	\overline{OEB}	A1-8	B1-8
X	X	X	X	H	L	Z	Areg
X	X	X	X	L	H	Breg	Z
X	X	X	X	H	H	Z	Z
X	X	X	X	L	L	Breg	Areg

Inputs				Registers	
CPA	CPB	\overline{CEA}	\overline{CEB}	A1-8	B1-8
X	X	H	H	Hold	Hold
↑	X	L	H	Load	Hold
X	↑	H	L	Hold	Load
X	↑	L	L	X	Load
↑	X	L	L	Load	X

↑ = Low to High Transition
 H = HIGH
 L = LOW,
 Z = High Impedance
 X = Don't Care

ABSOLUTE MAXIMUM RATINGS

Supply Voltage to Ground..... -0.5V to +7.0V
 DC Output Voltage V_O -0.5V to 7.0V
 DC Input Voltage V_I -0.5V to 7.0V
 AC Input Voltage (for a pulse width ≤ 20 ns)..... -3.0V
 DC Input Diode Current with $V_I < 0$ -20 mA
 DC Output Diode Current with $V_O < 0$ -50 mA
 DC Output Current Max. sink current/pin..... 120 mA
 Maximum Power Dissipation..... 0.5 watts
 T_{STG} Storage Temperature..... -65° to +165°C

CAPACITANCE

$T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$, $V_{in} = 0\text{V}$, $V_{out} = 0\text{V}$

Pins	SOIC	QSOP	PDIP,LCC	ZIP	Unit
-----	4	4	5	7	pF
-----	6	6	7	9	pF
1-11,13-23	8	8	9	10	pF

Note: Capacitance is characterized but not tested

QS29FCT52T, 53T, 2052T, 2053T

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Commercial $T_A=0^{\circ}\text{C}$ to 70°C , $V_{CC}=5.0\text{V}\pm 5\%$

Military $T_A=-55^{\circ}\text{C}$ to 125°C , $V_{CC}=5.0\text{V}\pm 10\%$

Symbol	Parameter	Test Conditions		Min	Typ (1)	Max	Unit
Vih	Input High Voltage	Logic HIGH for All Inputs		2.0	-	-	Volts
Vil	Input LOW Voltage	Logic LOW for All Inputs		-	-	0.8	
ΔV_t	Input Hysteresis	$V_{th} - V_{tl}$ for All Inputs		-	0.2	-	
$ I_{ih} $ $ I_{il} $	Input Current Input HIGH or LOW	$V_{CC} = \text{MAX}$	$0 \leq V_{in} < V_{CC}$	-	-	5	μA
$ I_{oz} $	Off State Output Current (Hi-Z)	$V_{CC} = \text{MAX}, 0 \leq V_{in} \leq V_{CC}$		-	-	5	
Ios	Short Circuit Current FCTXXX	$V_{CC} = \text{MAX}, V_o = \text{GND} (2,3)$		-60	-	-225	mA
Ior	Current Drive FCT2XXX (25 Ω)	$V_{CC} = \text{Min}, V_o = 2.0\text{V} (3)$		50	-	-	mA
Vic	Input Clamp Voltage	$V_{CC} = \text{MIN}, I_{in} = 18 \text{ mA} (3)$		-	-0.7	-1.2	Volts
Voh	Output HIGH Voltage FCTXXX & FCT2XXX	$V_{CC} = \text{MIN}$	loh = 12 mA (MIL)	2.4	-	-	Volts
			loh = 15 mA (COM)	2.4	-	-	
Vol	Output LOW Voltage FCTXXX	$V_{CC} = \text{MIN}$	lol = 48 mA (MIL)	-	-	0.55	
			lol = 64 mA (COM)	-	-	0.55	
	Output LOW Voltage FCT2XXX (25 Ω)	$V_{CC} = \text{MIN}$	lol = 12 mA (MIL)	-	-	0.50	
			lol = 12 mA (COM)	-	-	0.50	
Rout	Output Resistance FCT2XXX (25 Ω)	$V_{CC} = \text{MIN}$	lol = 12 mA (MIL)	-	25	-	Ω
			lol = 12 mA (COM)	20	28	40	

Notes:

1. Typical values indicate $V_{CC}=5.0\text{V}$ and $T_A=25^{\circ}\text{C}$.
2. Not more than one output should be shorted and the duration is ≤ 1 second.
3. These parameters are guaranteed by design but not tested.

4

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions (1)	Min	Max	Unit
I _{cc}	Quiescent Power Supply Current	V _{cc} = MAX, freq = 0 0V ≤ V _{in} ≤ 0.2V or V _{cc} - 0.2V ≤ V _{in} ≤ V _{cc}	-	1.5	mA
ΔI _{cc}	Supply Current per Input @ TTL HIGH	V _{cc} = MAX, V _{in} = 3.4 V, freq = 0 (2)	-	2.0	
Q _{ccd}	Supply Current per input per mHz	V _{cc} = MAX, Outputs open and enabled One bit toggling @ 50% duty cycle Other inputs at GND or V _{cc} (3,4)	-	0.25	mA/ MHz

1. For conditions shown as MIN or MAX use the appropriate values specified under DC specifications.
2. Per TTL driven input (V_i=3.4V)
3. For flipflops Q_{ccd} is measured by switching one of the data in pins so that the output changes every clock cycle. This is a measurement of device power consumption only and does not include power to drive load capacitance or tester capacitance. This parameter is guaranteed by design but not tested.
4. I_c can be computed using the above parameters as explained in the Technical Overview section.

QS29FCT52T, 53T, 2052T, 2053T

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Commercial $T_A=0^{\circ}\text{C}$ to 70°C , $V_{CC}=5.0\text{V}\pm 5\%$ Military $T_A=-55^{\circ}\text{C}$ to 125°C , $V_{CC}=5.0\text{V}\pm 10\%$
 Cload = 50 pF, Rload = 500 Ω unless otherwise noted

Symbol	Description	Notes	2952/3A 292052A 292053A		2952/3B 292052B 292053B		2952/3C 292052C 292053C		Unit	
			Min	Max	Min	Max	Min	Max		
t _{PHL} t _{PLH}	Propagation Delay CP to Ai,Bi, 52/3	Com	1	2	10	2	6.5	2	5.8	ns
		Mil		2	11	2	7.2	0	6.8	
	Propagation Delay CP to Ai,Bi, 2052/3	Com	1	2	10	2	6.5	2	5.8	
		Mil		2	11	2	7.2	0	6.8	
t _{PZH} t _{PZL}	Output Enable Time OE to Ai,Bi, 52/3	Com	1	1.5	10.5	1.5	6.5	1.5	6.5	
		Mil		1.5	13	1.5	7.5	1.5	7.5	
	Output Enable Time OE to Ai,Bi, 2052/3	Com	1	1.5	10.5	1.5	7.0	1.5	7.0	
		Mil		1.5	13	1.5	7.5	1.5	7.5	
t _{PHZ} t _{PLZ}	Output Disable Time OE to Ai,Bi	Com	2	2	10	2	5.5	1.5	5.5	
		Mil		2	11	2	6.5	1.5	6.5	
t _S	Data Setup Time Ai,Bi to CP	Com		2		2		2		
		Mil		2.5		2		2		
t _H	Data Hold Time Ai,Bi to CP	Com		2		1.5		1.5		
		Mil		2		1.5		1.5		
t _{SCE}	Clock Enable Setup Time, CE to CP	Com		2		2		2		
		Mil		2		2		2		
t _{HCE}	Clock Enable Hold Time, CE to CP	Com		2		2		2		
		Mil		2		2		2		
t _W	Clock Pulse Width HIGH or LOW	Com	2	3		3		3		
		Mil		3		3		3		

- 1) Minimums guaranteed but not tested.
- 2) This parameter is guaranteed by design but not tested.
- 3) See Test Circuit and Waveforms.

4

