#### **Features**

- Single Voltage for Read and Write: 2.7V to 3.6V
- Fast Read Access Time 150 ns
- Internal Program Control and Timer
- 16K bytes Boot Block With Lockout
- Fast Chip Erase Cycle Time 10 seconds
- Byte-by-Byte Programming 30 µs/Byte Typical
- Hardware Data Protection
- DATA Polling For End Of Program Detection
- Low Power Dissipation
  - 15 mA Active Current
  - 20 µA CMOS Standby Current
- Typical 10,000 Write Cycles
- Small Packaging
  - -8 x 8 mm CBGA
  - -8 x 14 mm V-TSOP

#### Description

The AT49BV040 is a 3-volt-only, 4 megabit Flash memory organized as 524,288 words of 8 bits each. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 150 ns with power dissipation of just 54 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than 20  $\mu$ A.

To allow for simple in-system reprogrammability, the AT49BV040 does not require high input voltages for programming. Three-volt-only commands determine the read and programming operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT49BV040 is performed by erasing the entire 4 megabits of memory and then programming on a byte-by-byte basis. The typical byte programming time is a fast 30  $\mu$ s. The end of a program cycle can be

(continued)

#### **Pin Configurations**

Pin Name	Function
A0 - A18	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Date inputs/Outputs



	.1	2	3	_4	5	6	7
Α	O.	0	0	C	0	O	0
]	GND		VCC			ŌĒ	GND
В	0	<b>O</b> :	O	0	0	0	Ç
	A17	VQ7		NC	NC	VOC	Œ
C	0	$\circ$	.0	O	O	<u>.c</u>	O.
	AID	NC	VQ5	ЙC	MO3	VQ1	AO
D	Q A14	A13	Ö	Ü	NC NC	Ö	Ö
E	0	VIS.	A9	NC Q	O	A6	A3 O
-	A16	AII	₩.	NC	Ă7	Ã	Ăī
F	0	ਹ	Ö	Ö	õ	ී	8
•	A15	A12	ÃB	NC	A18	Ã3	Ã2
						• •	
	ī						

#### PLCC Top View



GND

V ~ TSOP Top View (8 x 14 mm) or T ~ TSOP Top View (8 x 20 mm)

Тура	1
All Ag O I Z	52 31 A10 OE
A8	AU 12 1.22
A14 A17 6	24 29 VO7 VO6
WE 3 /	27 27 1006
A16 A16 A16 A16	24 25 VO3 GND
A15 7 11	23 P VO2 VO1
A7 A12 = 12 13 14 13	20 10 200 40
Ar 'T el	18 40
~ M = 16 15	





4 Megabit (512K x 8) Single 2.7-volt *Battery-Voltage*<sup>™</sup> Flash Memory


AT49BV040 Preliminary



#### **Description** (Continued)

optionally detected by the DATA polling feature. Once the end of a byte program cycle has been detected, a new access for a read or program can begin. The typical number of program and erase cycles is in excess of 10,000 cycles.

**Block Diagram** 



#### **Device Operation**

READ: The AT49BV040 is accessed like an EPROM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dual-line control gives designers flexibility in preventing bus contention.

ERASURE: Before a byte can be reprogrammed, the 512K bytes memory array (or 496K bytes if the boot block featured is used) must be erased. The erased state of the memory bits is a logical "1". The entire device can be erased at one time by using a 6-byte software code. The software chip erase code consists of 6-byte load commands to specific address locations with a specific data pattern (please refer to the Chip Erase Cycle Waveforms).

After the software chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. The maximum time needed to erase the whole chip is tec. If the boot block lockout feature has been enabled, the data in the boot sector will not be erased.

BYTE PROGRAMMING: Once the memory array is erased, the device is programmed (to a logical "0") on a byte-by-byte basis. Please note that a data "0" cannot be programmed back to a "1"; only erase operations can convert "0"s to "1"s. Programming is accomplished via the internal device command register and is a 4 bus cycle operation (please refer to the Command Definitions table). The device will automatically generate the required internal program pulses.

The program cycle has addresses latched on the falling edge of WE or CE, whichever occurs last, and the data latched on the rising edge of WE or CE, whichever occurs first. Programming is completed after the specified tep cycle time. The DATA polling feature may also be used to indicate the end of a program cycle.

BOOT BLOCK PROGRAMMING LOCKOUT: The device has one designated block that has a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. The size of the block is 16K bytes. This block, referred to as the boot block, can contain secure code that is used to bring up the system. Enabling the lockout feature will allow the boot code to stay in the device while data in the rest of the device is updated. This feature does not have to be activated; the boot block's usage as a write protected region is optional to the user. The address range of the boot block is 00000H to 03FFFH.

The optional 16K bytes boot block section includes a re-

programming write lock out feature to provide data integ-

rity. The boot sector is designed to contain user secure

code, and when the feature is enabled, the boot sector is

permanently protected from being reprogrammed.

Once the feature is enabled, the data in the boot block can no longer be erased or programmed. Data in the main memory block can still be changed through the regular programming method. To activate the lockout feature, a series of six program commands to specific addresses with specific data must be performed. Please refer to the Command Definitions table.

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine if programming of the boot block section is locked out. When the device is in the software product identification mode (see Software Product Identification Entry and Exit sections) a read from address location 00002H will show if programming the boot block is locked out. If the data on I/O0 is low, the boot block can be programmed; if the data on I/O0 is high, the program lockout feature has been activated and the block cannot be programmed. The software product identification code should be used to return to standard operation.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product.

(continued)

#### **Device Operation** (Continued)

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT498V040 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT49BV040 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will

stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT49BV040 in the following ways: (a) Vcc sense: if Vcc is below 1.8V (typical), the program function is inhibited. (b) Program inhibit: holding any one of OE low, CE high or WE high inhibits program cycles. (c) Noise filter: pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a program cycle.

INPUT LEVELS: While operating with a 2.7V to 3.6V power supply, the address inputs and control inputs (OE, CE and WE) may be driven from 0 to 5.5V without adversely affecting the operation of the device. The I/O lines can only be driven from 0 to Vcc + 0.6V.

#### **Command Definition (in Hex)**

Command Sequence	Bus Cycles	1st i		2nd Cy		3rd (	Bus cle	4th	Bus cle	5th I			h Bus Cycle
Sequence	Cycles	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Add	_
Read	1	Addr	Dout										
Chip Erase	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	555	5 10
Byte Program	4	<b>555</b> 5	AA	2888	55	5555	A0	Addr	Din	`.			
Boot Block Lockout (1)	6	5555	AA	2888	55	5555	80	5555	AA	2444	<b>5</b> 5	555	5 40
Product ID Entry	3	5555	AA	2 <b>A</b> AA	55	5555	90						
Product ID Exit (2)	3	5555	AA	2AAA	55	5555	F0				<u></u>		
Product ID Exit (2)	1	xxxx	F0				•						

Notes: 1. The 16K byte boot sector has the address range 00000H to 03FFFH.

2. Either one of the Product ID exit commands can be used.

#### **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to Vcc + 0.6V
Voltage on OE with Respect to Ground

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



# AMEL

#### DC and AC Operating Range

		AT49BV040-15	AT49BV040-20
Operating	Com.	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply		2.7V to 3.6V	2.7V to 3.6V

#### **Operating Modes**

Ai         VQ           Ai         Dout           Ai         D <sub>IN</sub> X         High Z	
Ai D <sub>IN</sub>	·
	·
X High Z	-
	[-
High Z	
= V <sub>IL</sub> A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IL</sub> Manufacturer	Code (4)
= V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IH</sub> Device Code	(4)
IL, A1 - A18 = VIL Manufacturer	Code (4)
H, A1 - A18 = VIL Device Code	(4)
	= V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IL</sub> = V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IH</sub> Device Code L, A1 - A18 = V <sub>IL</sub> Manufacturer

Notes: 1. X can be VIL or VIH.

2. Refer to AC Programming Waveforms.

3.  $V_H = 12.0V \pm 0.5V$ .

4. Manufacturer Code: 1FH, Device Code: 11H

5. See details under Software Product Identification Entry/Exit.

#### **DC Characteristics**


Symbol	Parameter	Condition		Min	Max	Units
L	Input Load Current	VIN = 0V to Vcc			10	μА
ILO	Output Leakage Current	Vvo = 0V to Vcc	. 1		10	. μΑ
IsB1 Vcc Standby Current CMOS	OF 14 00141	Com.		20	μА	
1SB1	VCC Standby Current CMOS	CE = Vcc - 0.3V to Vcc	Ind.		50	μА
ISB2	Vcc Standby Current TTL	CE = 2.0V to Vcc			1	mA
loc <sup>(1)</sup>	Vcc Active Current	f = 5  MHz; $lour = 0  mA$ , $V$	/cc = 3.6V		15	mA
Vil	Input Low Voltage				0.8	٧
VIH	Input High Voltage			2.0		٧.
Vol	Output Low Voltage	loL = 2.1 mA			0.45	V
Voн	Output High Voltage	lon = -100 μA; Vcc = 3.0	1	2.4		V

Note: 1. In the erase mode, Icc is 30 mA.

#### **AC Read Characteristics**


		AT49BV	AT49BV040-15		AT49BV040-20		
Symbol	Parameter	Min	Max	Min Mex	Units		
tacc	Address to Output Delay		150	_	200	ns	
tcE (1)	CE to Output Delay		150		200	ns	
toE (2)	OE to Output Delay	0	70	0 -	80	ns .	
tof (3, 4)	CE or OE to Output Float	0	40	0	50	ns	
тон	Output Hold from OE, CE or Address, whichever occurred first	0		0	<del> </del>	ns	

### AC Read Waveforms (1, 2, 3, 4)




- Notes: 1. CE may be delayed up to tacc toe after the address transition without impact on tacc.
  - 2. OE may be delayed up to toe toe after the falling edge of CE without impact on toe or by tace toe after an address change without impact on tace.
- 3. toF is specified from OE or CE whichever occurs first (CL = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

#### Input Test Waveforms and Measurement Level



#### **Output Test Load**



#### Pin Capacitance $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
Cin	4	6	ρF	VIN = OV
Соит	В	12	pF	Vout = 0V

Note: 1. This parameter is characterized and is not 100% tested.






### **AC Byte Load Characteristics**

Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	0		ns
tah	Address Hold Time	100		nş
tcs	Chip Select Set-up Time	0		ns
tch	Chip Select Hold Time	0		nş
twp	Write Pulse Width (WE or CE)	200	·	ns.
tos	Data Set-up Time	100		ns
toh, toeh	Data, ÖE Hold Time	0		ns
twpH	Write Pulse Width High	200		ns

## **AC Byte Load Waveforms**



-tWP-

- tDS--

tWPH


tDH-

DATA IN


### **Program Cycle Characteristics**

Symbol	Parameter	Min	Тур	Max	υ	nits
<b>t</b> BP	Byte Programming Time		30			us
tas	Address Set-up Time	0				ns
<b>t</b> AH	Address Hold Time	100				ns
tos	Data Set-up Time	100			÷	ns,
†DH	Data Hold Time	0				ns .
twp	Write Pulse Width	200				ns -
twpH	Write Pulse Width High	200				ns
tec	Erase Cycle Time			10	sec	onds





### **Chip Erase Cycle Waveforms**



Note:  $\overline{OE}$  must be high only when  $\overline{WE}$  and  $\overline{CE}$  are both low.






## Data Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH .	Data Hold Time	O	• • • • • • • • • • • • • • • • • • • •		ns
<b>TOEH</b>	OE Hold Time	10			ns
toe	OE to Output Delay (2)			· · · · · · · · · · · · · · · · · · ·	ns .
twn	Write Recovery Time	O	· ·		ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toe spec in AC Read Characteristics.

#### **Data** Polling Waveforms




# Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
<b>t</b> DH	Data Hold Time	0			ns
<b>TOEH</b>	OE Hold Time	10			ns
toe	OE to Output Delay (2)				ns
TOEHP	OE High Pulse	150			ns
twn	Write Recovery Time	O			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.


#### Toggle Bit Waveforms (1, 2, 3)




Notes: 1. Toggling either OE or CE or both OE and CE will operate toggle bit. The toehp specification must be met by the toggling input(s).

- 2. Beginning and ending state of I/Q6 will vary.
- Any address location may be used but the address should not vary.


# Software Product Identification Entry (1)



# Software Product Identification Exit (1)



# Boot Block Lockout Feature Enable Algorithm (1)



Notes for boot block lockout feature enable:

- Data Format: I/O7 I/O0 (Hex);
   Address Format: A14 A0 (Hex).
- 2. Boot block lockout feature enabled.

Notes for software product identification:

- Data Format: VO7 VO0 (Hex);
   Address Format: A14 A0 (Hex).
- 2. A1 A18 =  $V_{IL}$ . Manufacture Code is read for A0 =  $V_{IL}$ ; Device Code is read for A0 =  $V_{IH}$ .
- The device does not remain in identification mode it powered down.
- 4. The device returns to standard operation mode.
- 5. Manufacturer Code: 1FH Device Code: 11H



# Ordering Information (1)


tacc (ns) 150	ice (mA)		Ontoine Onto	Dealease		
	Active	Standby	Ordering Code	Package	Operation Range	
	15	0.02	AT49BV040-15CC AT49BV040-15JC AT49BV040-15TC AT49BV040-15VC	42C 32J 32T 32V	Commercial (0°C to 70°C)	
	15	0.05	AT49BV040-15CI AT49BV040-15JI AT49BV040-15TI AT49BV040-15VI	42C 32J 32T 32V	Industrial (-40°C to 85°C)	
200	15	0.02	AT49BV040-20CC AT49BV040-20JC AT49BV040-20TC AT49BV040-20VC	42C 32J 32T 32V	Commercial (0°C to 70°C)	
	15	0.05	AT49BV040-20CI AT49BV040-20JI AT49BV040-20TI AT49BV040-20VI	42C 32J 32T 32V	Industrial (-40°C to 85°C)	

Note: 1. The AT49BV040 has as optional boot block feature. The part number shown in the Ordering Information table is for devices with the boot block in the lower address range (i.e., 00000H to 03FFFH). Users requiring the boot block to be in the higher address range should contact Atmel.


Package Type				
32J	32-Lead, Plastic J-Leaded Chip Carrier Package (PLCC)			
32T	32-Lead, Plastic Thin Small Outline Package (TSOP) 8 x 20 mm			
32V	32-Lead, Plastic Thin Small Outline Package (TSOP) 8 x 14 mm			
42C	42-Ball, Plastic Chip-Scale Ball Grid Array (CBGA) 8 x 8 mm			

#### **Packaging Information**


**32J**, 32-Lead, Plastic J-Leaded Chip Carrier (PLCC) Dimensions in Inches and (Millimeters) JEDEC STANDARD MS-016 AE



32T, 32-Lead, Plastic Thin Small Outline Plackage (TSOP) Dimensions in Millimeters and (Inches) \* JEDEC OUTLINE MO-142 BD



**32V**, 32-Lead, Plastic Thin Small Outline Package (TSOP) Dimensions in Millimeters and (Inches) \* JEDEC OUTLINE MO-142 BA



42C, 42-Ball, Plastic Chip-Scale Ball Grid Array Package Dimensions in Inches and (Millimeters) \*

