

TC74LCX138F/FN/FS

TENTATIVE DATA

LOW VOLTAGE 3-TO-8 LINE DECODER WITH 5V TOLERANT INPUTS AND OUTPUTS

The TC74LCX138 is a high performance CMOS 3-to-8 DECODER. Designed for use in 3.3 Volt systems, it achieves high speed operation while maintaining the CMOS low power dissipation.

The device is designed for low-voltage (3.3V) V_{CC} applications, but it could be used to interface to 5V supply environment for inputs.

When the device is enabled, 3 Binary Select inputs (A, B and C) determine which one of the outputs (\bar{Y}_0 ~ \bar{Y}_7) will go low.


When enable input G1 is held low or either $\bar{G}2A$ or $\bar{G}2B$ is held high, decoding function is inhibited and all outputs go high.

G1, $\bar{G}2A$, and $\bar{G}2B$ inputs are provided to ease cascade connection and for use as an address decoder for memory systems.

All inputs are equipped with protection circuits against static discharge.

FEATURES


- Low voltage operation : $V_{CC} = 2.0 \sim 3.6V$
- High speed operation : $t_{pd} = 6.0\text{ns}$ (Max.)
 $(V_{CC} = 3.0 \sim 3.6V)$
- Output current : $|I_{OH}| / I_{OL} = 24\text{mA}$ (Min.)
 $(V_{CC} = 3.0V)$
- Latch-up performance : $\pm 500\text{mA}$
- Available in JEDEC SOP, EIAJ SOP and SSOP
- Power down protection is provided on all inputs and outputs.
- Pin and function compatible with the 74 series (74AC/VHC/HC/F/ALS/LS etc.) 138 type.



Weight SOP16-P-300 : 0.18g (Typ.)
 SOL16-P-150 : 0.12g (Typ.)
 SSOP16-P-225B : 0.07g (Typ.)

TC74LCX138F/FN/FS

PIN ASSIGNMENT





(TOP VIEW)

TRUTH TABLE


INPUTS						OUTPUTS								SELECTED OUTPUT
ENABLE			SELECT			Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7	
G1	Ā2A	Ā2B	C	B	A									
L	X	X	X	X	X	H	H	H	H	H	H	H	H	NONE
X	H	X	X	X	X	H	H	H	H	H	H	H	H	NONE
X	X	H	X	X	X	H	H	H	H	H	H	H	H	NONE
H	L	L	L	L	L	L	H	H	H	H	H	H	H	Ȳ0
H	L	L	L	L	H	H	L	H	H	H	H	H	H	Ȳ1
H	L	L	L	H	L	H	H	L	H	H	H	H	H	Ȳ2
H	L	L	L	H	H	H	H	H	L	H	H	H	H	Ȳ3
H	L	L	H	L	L	H	H	H	H	L	H	H	H	Ȳ4
H	L	L	H	L	H	H	H	H	H	H	L	H	H	Ȳ5
H	L	L	H	H	L	H	H	H	H	H	H	L	H	Ȳ6
H	L	L	H	H	H	H	H	H	H	H	H	H	L	Ȳ7

X : Don't Care

IEC LOGIC SYMBOL



SYSTEM DIAGRAM



MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage Range	V_{CC}	-0.5~7.0	V
DC Input Voltage	V_{IN}	-0.5~7.0	V
DC Output Voltage	V_{OUT}	-0.5~7.0 (Note 1) -0.5~ V_{CC} + 0.5 (Note 2)	V
Input Diode Current	I_{IK}	-50	mA
Output Diode Current	I_{OK}	\pm 50 (Note 3)	mA
DC Output Current	I_{OUT}	\pm 50	mA
Power Dissipation	P_D	180	mW
DC V_{CC} /Ground Current	$ I_{CC} /I_{GND}$	\pm 100	mA
Storage Temperature	T_{stg}	-65~150	°C

(Note 1) $V_{CC} = 0V$ (Note 2) High or Low State. $|I_{OUT}|$ absolute maximum rating must be observed.(Note 3) $V_{OUT} < GND$, $V_{OUT} > V_{CC}$

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage	V_{CC}	2.0~3.6	V
		1.5~3.6 (Note 4)	
Input Voltage	V_{IN}	0~5.5	V
		0~5.5 (Note 5)	
Output Voltage	V_{OUT}	0~ V_{CC} (Note 6)	V
		± 24 (Note 7)	
Output Current	I_{OH}/I_{OL}	± 12 (Note 8)	mA
		-40~85	
Operating Temperature	T_{opr}	0~10 (Note 9)	°C
Input Rise And Fall Time	dV/dt		ns/V

(Note 4) Data Retention Only

(Note 5) $V_{CC} = 0V$

(Note 6) High or Low State

(Note 7) $V_{CC} = 3.0~3.6V$ (Note 8) $V_{CC} = 2.7~3.0V$ (Note 9) $V_{IN} = 0.8~2.0V$, $V_{CC} = 3.0V$

ELECTRICAL CHARACTERISTICS

DC characteristics ($T_a = -40~85^\circ C$)

PARAMETER	SYMBOL	TEST CONDITION		V_{CC} (V)	MIN.	MAX.	UNIT	
Input Voltage	"H" Level	V_{IH}		2.7~3.6	2.0	—	V	
	"L" Level	V_{IL}		2.7~3.6	—	0.8		
Output Voltage	"H" Level	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -100\mu A$	2.7~3.6	$V_{CC} - 0.2$	V	
				$I_{OH} = -12mA$	2.7	2.2		
				$I_{OH} = -18mA$	3.0	2.4		
				$I_{OH} = -24mA$	3.0	2.2		
	"L" Level	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 100\mu A$	2.7~3.6	—	V	
				$I_{OL} = 12mA$	2.7	—		
				$I_{OL} = 16mA$	3.0	—		
				$I_{OL} = 24mA$	3.0	—		
Input Leakage Current	I_{IN}	$V_{IN} = 0~5.5V$		2.7~3.6	—	± 5.0	μA	
Power Off Leakage Current	I_{OFF}	$V_{IN}/V_{OUT} = 5.5V$		0	—	10.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC}$ or GND		2.7~3.6	—	10.0	μA	
		$V_{IN}/V_{OUT} = 3.6~5.5V$		2.7~3.6	—	± 10.0		
Increase In I_{CC} Per Input	ΔI_{CC}	$V_{IH} = V_{CC} - 0.6V$		2.7~3.6	—	500	μA	

AC characteristics ($T_a = -40\sim85^\circ C$)

PARAMETER	SYMBOL	TEST CONDITION	V_{CC} (V)	MIN.	MAX.	UNIT
Propagation Delay Time (A, B, C-Y)	t_{PLH}	(Fig.1, 2)	2.7	—	7.0	ns
	t_{PHL}		3.3 ± 0.3	1.5	6.0	
Propagation Delay Time (G1-Y)	t_{PLH}	(Fig.1, 2)	2.7	—	7.5	ns
	t_{PHL}		3.3 ± 0.3	1.5	6.5	
Propagation Delay Time (G2-Y)	t_{PLH}	(Fig.1, 2)	2.7	—	7.0	ns
	t_{PHL}		3.3 ± 0.3	1.5	6.0	
Output To Output Skew	t_{osLH}	(Note 10)	2.7	—	—	ns
	t_{osHL}		3.3 ± 0.3	—	1.0	

(Note 10) Parameter guaranteed by design.

$$(t_{osLH} = |t_{PLHm} - t_{PLHn}|, t_{osHL} = |t_{PHLm} - t_{PHLn}|)$$

CAPACITIVE CHARACTERISTICS ($T_a = 25^\circ C$)

PARAMETER	SYMBOL	TEST CONDITION	V_{CC} (V)	TYP.	UNIT	
Input Capacitance	C_{IN}	—	3.3	TBD	pF	
Power Dissipation Capacitance	C_{PD}	$f_{IN} = 10MHz$	(Note 11)	3.3	TBD	pF


(Note 11) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation :

$$I_{CC(\text{opr.})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

TEST CIRCUIT

Fig.1



AC WAVEFORM

Fig.2 t_{pLH} , t_{pHL}

