



## LF155 Series Monolithic JFET Input Operational Amplifiers

LF155, LF155A, LF355, LF355A, LF355B low supply current

### General Description

These are the first monolithic JFET input operational amplifiers to incorporate well matched, high voltage JFETs on the same chip with standard bipolar transistors. These amplifiers feature low input bias and offset currents, low offset voltage and offset voltage drift, coupled with offset adjust which does not degrade drift or common-mode rejection. The devices are also designed for high slew rate, wide bandwidth, extremely fast settling time, low voltage and current noise and a low 1/f noise corner.

### Advantages

- Replace expensive hybrid and module FET op amps
- Rugged JFETs allow blow-out free handling compared with MOSFET input devices
- Excellent for low noise applications using either high or low source impedance—very low 1/f corner
- Offset adjust does not degrade drift or common-mode rejection as in most monolithic amplifiers
- New output stage allows use of large capacitive loads (10,000 pF) without stability problems
- Internal compensation and large differential input voltage capability

### Applications

- Precision high speed integrators
- Fast D/A and A/D converters
- High impedance buffers
- Wideband, low noise, low drift amplifiers
- Logarithmic amplifiers

- Photocell amplifiers
- Sample and Hold circuits

### Common Features


(LF155A)

- |  |                                    |
|--|------------------------------------|
| ■ Low input bias current                     | 30 pA                              |
| ■ Low Input Offset Current                   | 3 pA                               |
| ■ High input impedance                       | $10^{12} \Omega$                   |
| ■ Low input offset voltage                   | 1 mV                               |
| ■ Low input offset voltage temperature drift | $3 \mu V/^{\circ}C$                |
| ■ Low input noise current                    | $0.01 \text{ pA}/\sqrt{\text{Hz}}$ |
| ■ High common-mode rejection ratio           | 100 dB                             |
| ■ Large dc voltage gain                      | 106 dB                             |

### Uncommon Features

	LF155A	UNITS
■ Extremely fast settling time to 0.01%	4	$\mu s$
■ Fast slew rate	5	V/ $\mu s$
■ Wide gain bandwidth	2.5	MHz
■ Low input noise voltage	20	$nV/\sqrt{\text{Hz}}$

### Simplified Schematic



## Absolute Maximum Ratings

	LF155A	LF155	LF355B	LF355A LF355
Supply Voltage	±22V	±22V	±22V	±18V
Power Dissipation ( $P_D$ at 25°C) and Thermal Resistance ( $\theta_{jA}$ ) (Note 1)				
$T_{jMAX}$ (H and J Package)	150°C	150°C	115°C	115°C
(N Package)			100°C	100°C
(H Package) $P_D$	670 mW	670 mW	570 mW	570 mW
$\theta_{jA}$	150°C/W	150°C/W	150°C/W	150°C/W
(J Package) $P_D$	670 mW	670 mW	570 mW	570 mW
$\theta_{jA}$	140°C/W	140°C/W	140°C/W	140°C/W
(N Package) $P_D$			500 mW	500 mW
$\theta_{jA}$			155°C/W	155°C/W
Differential Input Voltage	±40V	±40V	±40V	±30V
Input Voltage Range (Note 2)	±20V	±20V	±20V	±16V
Output Short Circuit Duration	Continuous	Continuous	Continuous	Continuous
Storage Temperature Range	-65°C to +150°C	-65°C to +150°C	-65°C to +150°C	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	300°C	300°C	300°C	300°C

## DC Electrical Characteristics (Note 3)

SYMBOL	PARAMETER	CONDITIONS	LF155A			LF355A			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
V <sub>OS</sub>	Input Offset Voltage	$R_S = 50\Omega$ , $T_A = 25^\circ\text{C}$ Over Temperature		1	2		1	2	mV
					2.5		2.3	mV	
$\Delta V_{OS}/\Delta T$	Average TC of Input Offset Voltage	$R_S = 50\Omega$		3	5		3	5	$\mu\text{V}/^\circ\text{C}$
$\Delta TC/\Delta V_{OS}$	Change in Average TC with $V_{OS}$ Adjust	$R_S = 50\Omega$ , (Note 4)		0.5			0.5		$\mu\text{V}/^\circ\text{C}$ per mV
I <sub>OS</sub>	Input Offset Current	$T_J = 25^\circ\text{C}$ , (Notes 3, 5) $T_J \leq T_{HIGH}$		3	10		3	10	$\mu\text{A}$
					10		1	nA	
I <sub>B</sub>	Input Bias Current	$T_J = 25^\circ\text{C}$ , (Notes 3, 5) $T_J \leq T_{HIGH}$		30	50		30	50	$\mu\text{A}$
					25		5	nA	
R <sub>IN</sub>	Input Resistance	$T_J = 25^\circ\text{C}$		10 <sup>12</sup>			10 <sup>12</sup>	$\Omega$	
A <sub>VOL</sub>	Large Signal Voltage Gain	$V_S = \pm 15\text{V}$ , $T_A = 25^\circ\text{C}$ $V_O = \pm 10\text{V}$ , $R_L = 2\text{k}$ Over Temperature	50	200		50	200		V/mV
			25			25			V/mV
V <sub>O</sub>	Output Voltage Swing	$V_S = \pm 15\text{V}$ , $R_L = 10\text{k}$ $V_S = \pm 15\text{V}$ , $R_L = 2\text{k}$	±12	±13		±12	±13		V
			±10	±12		±10	±12		V
V <sub>CM</sub>	Input Common-Mode Voltage Range	$V_S = \pm 15\text{V}$	±11	+15.1		±11	+15.1		V
				-12			-12		V
CMRR	Common-Mode Rejection Ratio		85	100		85	100		dB
PSRR	Supply Voltage Rejection Ratio	(Note 6)	85	100		85	100		dB

## AC Electrical Characteristics $T_A = 25^\circ\text{C}$ , $V_S = \pm 15\text{V}$

SYMBOL	PARAMETER	CONDITIONS	LF155A/355A			UNITS
			MIN	TYP	MAX	
SR	Slew Rate	$A_V = 1$	3	5		V/ $\mu\text{s}$
						V/ $\mu\text{s}$
GBW	Gain Bandwidth Product		2.5			MHz
$t_s$	Settling Time to 0.01%	(Note 7)		4		$\mu\text{s}$
$e_n$	Equivalent Input Noise Voltage	$R_S = 100\Omega$ $f = 100\text{ Hz}$ $f = 1000\text{ Hz}$		25		$\text{nV}/\sqrt{\text{Hz}}$
				25		$\text{nV}/\sqrt{\text{Hz}}$
				0.01		$\text{pA}/\sqrt{\text{Hz}}$
$i_n$	Equivalent Input Noise Current	$f = 100\text{ Hz}$ $f = 1000\text{ Hz}$		0.01		$\text{pA}/\sqrt{\text{Hz}}$
C <sub>IN</sub>	Input Capacitance		3			pF

### DC Electrical Characteristics (Note 3)

SYMBOL	PARAMETER	CONDITIONS	LF155			LF355B			LF355			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V <sub>OS</sub>	Input Offset Voltage	R <sub>S</sub> = 50Ω, T <sub>A</sub> = 25°C Over Temperature		3	5		3	5		3	10	mV
ΔV <sub>OS</sub> /ΔT	Average TC of Input Offset Voltage	R <sub>S</sub> = 50Ω		5			5			5		mV/°C
ΔTC/ΔV <sub>OS</sub>	Change in Average TC with V <sub>OS</sub> Adjust	R <sub>S</sub> = 50Ω, (Note 4)		0.5			0.5			0.5		μV/°C per mV
I <sub>OS</sub>	Input Offset Current	T <sub>J</sub> = 25°C, (Notes 3, 5) T <sub>J</sub> ≤ T <sub>HIGH</sub>		3	20		3	20		3	50	pA
I <sub>B</sub>	Input Bias Current	T <sub>J</sub> = 25°C, (Notes 3, 5) T <sub>J</sub> ≤ T <sub>HIGH</sub>		30	100		30	100		30	200	pA
R <sub>IN</sub>	Input Resistance	T <sub>J</sub> = 25°C		10 <sup>12</sup>			10 <sup>12</sup>			10 <sup>12</sup>		Ω
A <sub>VOL</sub>	Large Signal Voltage Gain	V <sub>S</sub> = ±15V, T <sub>A</sub> = 25°C V <sub>O</sub> = ±10V, R <sub>L</sub> = 2k Over Temperature	50	200		50	200		25	200		V/mV
V <sub>O</sub>	Output Voltage Swing	V <sub>S</sub> = ±15V, R <sub>L</sub> = 10k V <sub>S</sub> = ±15V, R <sub>L</sub> = 2k	±12	±13		±12	±13		±12	±13		V
V <sub>CM</sub>	Input Common-Mode Voltage Range	V <sub>S</sub> = ±15V	±11	+15.1 -13		±11	+15.1 -12		±10	+15.1 -12		V
CMRR	Common-Mode Rejection Ratio		85	100		85	100		80	100		dB
PSRR	Supply Voltage Rejection Ratio	(Note 6)	85	100		85	100		80	100		dB

### DC Electrical Characteristics T<sub>A</sub> = 25°C, V<sub>S</sub> = ±15V

PARAMETER	LF155A/155, LF355A/355B		LF355		UNITS
	TYP	MAX	TYP	MAX	
	Supply Current	2	4	2	

### AC Electrical Characteristics T<sub>A</sub> = 25°C, V<sub>S</sub> = ±15V

SYMBOL	PARAMETER	CONDITIONS	LF155 355/355B	UNITS
			TYP	
SR	Slew Rate	A <sub>v</sub> = 1	1	V/μs
GBW	Gain Bandwidth Product		10	MHz
t <sub>s</sub>	Settling Time to 0.01%	(Note 7)	1	μs
e <sub>n</sub>	Equivalent Input Noise Voltage	R <sub>S</sub> = 100Ω f = 100 Hz	30	nV/√Hz
		f = 1000 Hz	30	nV/√Hz
i <sub>n</sub>	Equivalent Input Current Noise	f = 100 Hz	400	pA/√Hz
		f = 1000 Hz	300	pA/√Hz
C <sub>IN</sub>	Input Capacitance		5	pF

## Notes for Electrical Characteristics

**Note 1:** The maximum power dissipation for these devices must be derated at elevated temperatures and is dictated by  $T_{jMAX}$ ,  $\theta_{jA}$ , and the ambient temperature,  $T_A$ . The maximum available power dissipation at any temperature is  $P_d = (T_{jMAX} - T_A)/\theta_{jA}$  or the 25°C  $P_{dMAX}$ , whichever is less.

**Note 2:** Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

**Note 3:** Unless otherwise stated, these test conditions apply:

	LF155A LF155	LF355A	LF355B	LF355
Supply Voltage, $V_S$	$\pm 15V \leq V_S \leq \pm 20V$	$\pm 15V \leq V_S \leq \pm 18V$	$\pm 15V \leq V_S \leq \pm 20V$	$V_S = \pm 15V$
$T_A$	$-55^\circ C \leq T_A \leq +125^\circ C$	$0^\circ C \leq T_A \leq +70^\circ C$	$0^\circ C \leq T_A \leq +70^\circ C$	$0^\circ C \leq T_A \leq +70^\circ C$
$T_{HIGH}$	$+125^\circ C$	$+70^\circ C$	$+70^\circ C$	$+70^\circ C$

and  $V_{OS}$ ,  $I_B$  and  $I_{OS}$  are measured at  $V_{CM} = 0$ .

**Note 4:** The Temperature Coefficient of the adjusted input offset voltage changes only a small amount ( $0.5\mu V/^\circ C$  typically) for each mV of adjustment from its original unadjusted value. Common-mode rejection and open loop voltage gain are also unaffected by offset adjustment.

**Note 5:** The input bias currents are junction leakage currents which approximately double for every  $10^\circ C$  increase in the junction temperature,  $T_J$ . Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation,  $P_d$ .  $T_J = T_A + \theta_{jA} P_d$  where  $\theta_{jA}$  is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.


**Note 6:** Supply Voltage Rejection is measured for both supply magnitudes increasing or decreasing simultaneously, in accordance with common practice.

**Note 7:** Settling time is defined here, for a unity gain inverter connection using 2 k $\Omega$  resistors for the LF155. It is the time required for the error voltage (the voltage at the inverting input pin on the amplifier) to settle to within 0.01% of its final value from the time a 10V step input is applied to the inverter.


## Typical DC Performance Characteristics

Curves are for LF155


Input Bias Current




Input Bias Current




Voltage Swing




Supply Current




Negative Current Limit






Positive Current Limit





Positive Common-Mode Input Voltage Limit




Typical DC Performance Characteristics (Continued)




Typical AC Performance Characteristics











LF155 Small Signal Pulse Response,  $A_V = +1$



LF155 Large Signal Pulse Response,  $A_V = +1$




Typical AC Performance Characteristics (Continued)




2

Typical AC Performance Characteristics (Continued)




Detailed Schematic



2


Connection Diagrams (Top Views) Section 11 for Packaging

Order Number  
LF155AH  
LF155H  
  
LF355AH  
LF355H



Note 4: Pin 4 connected to case.

Dual-In-Line Package (N or J)



Order Number LF355N  
OR LM355J-8

## Application Hints

The LF155 series are op amps with JFET input devices. These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will cause a reversal of the phase to the output and force the amplifier output to the corresponding high or low state. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

These amplifiers will operate with the common-mode input voltage equal to the positive supply. In fact, the common-mode voltage can exceed the positive supply by approximately 100 mV independent of supply voltage and over the full operating temperature range. The positive supply can therefore be used as a reference on an input as, for example, in a supply current monitor and/or limiter.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed


in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

Because these amplifiers are JFET rather than MOSFET input op amps they do not require special handling.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pickup" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.


A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to ac ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately six times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

## Typical Circuit Connections



- VOS is adjusted with a 25k potentiometer
- The potentiometer wiper is connected to V<sup>+</sup>
- For potentiometers with temperature coefficient of 100 ppm/°C or less the additional drift with adjust is  $\approx 0.5 \mu\text{V}/\text{C}/\text{mV}$  of adjustment
- Typical overall drift:  $5 \mu\text{V}/\text{C}$  ( $0.5 \mu\text{V}/\text{C}/\text{mV}$  of adj.)

Driving Capacitive Loads



Due to a unique output stage design, these amplifiers have the ability to drive large capacitive loads and still maintain stability.  $C_L(\text{MAX}) = 0.01 \mu\text{F}$ .


Overshoot  $\approx 20\%$

Settling time ( $t_s$ )  $5 \mu\text{s}$




Typical Applications

Settling Time Test Circuit




- Settling time is tested with the LF155 connected as unity gain inverter
- FET used to isolate the probe capacitance
- Output = 10V step

Large Signal Inverter Output,  $V_{OUT}$  (from Settling Time Circuit)




Low Drift Adjustable Voltage Reference



- $\Delta V_{OUT}/\Delta T = \pm 0.002\%/^{\circ}\text{C}$
- All resistors and potentiometers should be wire-wound
- P1: drift adjust
- P2:  $V_{OUT}$  adjust
- Use LF155 for
  - ▲ Low  $I_g$
  - ▲ Low drift
  - ▲ Low supply current

Typical Applications (Continued)


Fast Logarithmic Converter



- Dynamic range:  $100 \mu A \leq I_i \leq 1 \text{ mA}$  (5 decades),  $|V_{O}| = 1V/\text{decade}$
- Transient response:  $3 \mu s$  for  $\Delta I_i = 1 \text{ decade}$
- C1, C2, R2, R3: added dynamic compensation
- RT: Tel Labs type QB1 + 0.3%/°C


$$|V_{OUT}| = \left(1 + \frac{R_2}{R_T}\right) \frac{kT}{q} \ln V_i \left[\frac{R_r}{V_{REF} R_i}\right] = \log V_i \frac{1}{R_i I_r} \quad R_2 = 15.7k, R_T = 1k, 0.3\%/^{\circ}C \text{ (for temperature compensation)}$$

Precision Current Monitor



- $V_O = 5 R_1/R_2 \text{ (V/mA of } I_S)$
- R1, R2, R3: 0.1% resistors
- Use LF155 for
  - ▲ Common-mode range to supply range
  - ▲ Low  $I_B$
  - ▲ Low  $V_{OS}$
  - ▲ Low supply current

8-Bit D/A Converter with Symmetrical Offset Binary Operation




- R1, R2 should be matched within  $\pm 0.05\%$
- Full-scale response time:  $3 \mu s$

$E_O$	B1	B2	B3	B4	B5	B6	B7	B8	COMMENTS
+9.920	1	1	1	1	1	1	1	1	Positive Full-Scale
+0.040	1	0	0	0	0	0	0	0	(+) Zero-Scale
-0.040	0	1	1	1	1	1	1	1	(-) Zero-Scale
-9.920	0	0	0	0	0	0	0	0	Negative Full-Scale


## Typical Applications (Continued)

**Wide BW Low Noise, Low Drift Amplifier**



- Power BW:  $f_{MAX} = \frac{S_f}{2\pi V_p} \cong 240 \text{ kHz}$
- Parasitic input capacitance  $C_1 \cong (3 \text{ pF for LF155 plus any additional layout capacitance})$  interacts with feedback elements and creates undesirable high frequency pole. To compensate add  $C_2$  such that:  $R_2 C_2 \cong R_1 C_1$ .


**Isolating Large Capacitive Loads**



- Overshoot 6%
- $t_s \cong 10 \mu s$
- When driving large  $C_L$ , the  $V_{OUT}$  slew rate determined by  $C_L$  and  $I_{OUT(MAX)}$ :


$$\frac{\Delta V_{OUT}}{\Delta T} = \frac{I_{OUT}}{C_L} \cong \frac{0.02}{0.5} \text{ V}/\mu s = 0.04 \text{ V}/\mu s \text{ (with } C_L \text{ shown)}$$

**Boosting the LF155 with a Current Amplifier**




- $I_{OUT(MAX)} \cong 150 \text{ mA}$  (will drive  $R_L \geq 100 \Omega$ )
- $\frac{\Delta V_{OUT}}{\Delta T} = \frac{0.15}{10^{-2}} \text{ V}/\mu s$  (with  $C_L$  shown)
- No additional phase shift added by the current amplifier

**Low Drift Peak Detector**



- By adding  $D_1$  and  $R_f$ ,  $V_{D1} = 0$  during hold mode. Leakage of  $D_2$  provided by feedback path through  $R_f$
- Leakage of circuit is essentially  $I_b$  plus capacitor leakage of  $C_p$ .
- Diode  $D_3$  clamps  $V_{OUT}$  (A1) to  $V_{IN} - V_{D3}$  to improve speed and to limit reverse bias of  $D_2$ .
- Maximum input frequency should be  $\ll 1/2\pi R_f C_{D2}$  where  $C_{D2}$  is the shunt capacitance of  $D_2$ .

**3 Decades VCO**




$$f = \frac{V_C (R_8 + R_7)}{[8 V_{PU} R_8 R_1] C} \quad 0 \leq V_C \leq 30V, 10 \text{ Hz} \leq f \leq 10 \text{ kHz}$$

$R_1, R_4$  matched. Linearity 0.1% over 2 decades.


Typical Applications (Continued)

High Impedance, Low Drift Instrumentation Amplifier



- $V_{OUT} = \frac{R3}{R} \left[ \frac{2R2}{R1} + 1 \right] \Delta V$ ,  $V^- + 2V \leq V_{IN} \text{ common-mode} \leq V^+$
- System  $V_{OS}$  adjusted via A2  $V_{OS}$  adjust
- Trim R3 to boost up CMRR to 120 dB. Instrumentation amplifier Resistor array RA201 (National Semiconductor) recommended

Fast Sample and Hold




- Both amplifiers (A1, A2) have feedback loops individually closed with stable responses (overshoot negligible)
- Acquisition time  $T_A$ , estimated by:  

$$T_A \approx \left[ \frac{2R_{ON} \cdot V_{IN} \cdot C_h}{S_r} \right]^{1/2}$$
 provided that:  


$$V_{IN} < 2\pi S_r R_{ON} C_h \text{ and } T_A > \frac{V_{IN} C_h}{I_{OUT(MAX)}} \text{ , } R_{ON} \text{ is of SW1}$$
 If inequality not satisfied:  $T_A \approx \frac{V_{IN} C_h}{20 \text{ mA}}$
- LF155 develops full  $S_r$  output capability for  $V_{IN} \geq 1V$
- Addition of SW2 improves accuracy by putting the voltage drop across SW1 inside the feedback loop
- Overall accuracy of system determined by the accuracy of both amplifiers, A1 and A2

High Accuracy Sample and Hold




- By closing the loop through A2, the  $V_{OUT}$  accuracy will be determined uniquely by A1. No  $V_{OS}$  adjust required for A2.
- $T_A$  can be estimated by same considerations as previously but, because of the added propagation delay in the feedback loop (A2) the overshoot is not negligible.
- Overall system slower than fast sample and hold
- $R1, C_C$ : additional compensation
- Use LF155 for
  - ▲ Low  $V_{OS}$

High Q Band Pass Filter



- By adding positive feedback (R2) Q increases to 40
- $f_{BP} = 100 \text{ kHz}$
- $\frac{V_{OUT}}{V_{IN}} = 10\sqrt{Q}$
- Clean layout recommended
- Response to a 1 Vp-p tone burst: 300  $\mu\text{s}$

High Q Notch Filter



- $2R1 = R = 10 \text{ M}\Omega$
- $2C = C1 = 300 \text{ pF}$
- Capacitors should be matched to obtain high Q
- $f_{NOTCH} = 120 \text{ Hz}$ , notch = -55 dB,  $Q > 100$
- Use LF155 for
  - ▲ Low  $I_B$
  - ▲ Low supply current