30 pA

106 dB

HARRIS

Operational Amplifiers/Buffers

LF155 Series Monolithic JFET Input Operational Amplifiers

LF155, LF155A, LF355, LF355A, LF355B low supply current

General Description

These are the first monolithic JFET input operational amplifiers to incorporate well matched, high voltage JFETs on the same chip with standard bipolar transitors. These amplifiers feature low input bias and offset currents, low offset voltage and offset voltage drift, coupled with offset adjust which does not degrade drift or common-mode rejection. The devices are also designed for high slew rate, wide bandwidth, extremely fast settling time, low voltage and current noise and a low 1/f noise corner.

Advantages

- Replace expensive hybrid and module FET op amps
- Rugged JFETs allow blow-out free handling compared with MOSFET input devices
- Excellent for low noise applications using either high or low source impedance—very low 1/f corner
- Offset adjust does not degrade drift or common-mode rejection as in most monolithic amplifiers
- New output stage allows use of large capacitive loads (10,000 pF) without stability problems
- Internal compensation and large differential input voltage capability

Applications

- Precision high speed integrators
- Fast D/A and A/D converters
- High impedance buffers
- Wideband, low noise, low drift amplifiers
- Logarithmic amplifiers

- Photocell amplifiers
- Sample and Hold circuits

Common Features

Low input bias current


(LF155A)

	•	
•	Low Input Offset Current	3 pA
•	High input impedance	$10^{12}\Omega$
	Low input offset voltage	1 mV
•	Low input offset voltage temperature drift	3μV/°C
•	Low input noise current	0.01 pA/√Hz
•	High common-mode rejection ratio	100 dB

Uncommon Features

Large dc voltage gain

	LF155A	UNITS
Extremely fast settling time to 0.01%	4	μs
■ Fast slew	_	
rate	5	V/μs
Wide gain bandwidth	2.5	MHz
 Low input noise voltage 	20	nV/√Hz



Absolute Maximum Ratings	LF155A	LF155	LF355B	LF355A LF355
Supply Voltage	±22V	±22V	±22V	±18V
Power Dissipation (P _d at 25°C) and Thermal Resistance (θ_{jA}) (Note 1)				
T _{jMAX}		. ==0 =		
(H and J Package)	150°C	150°C	115°C	115°C
(N Package)			100°C	100° C
(H Package) P _d	670 mW	670 mW	570 mW	570 mW
θ_{i} A	150°C/W	150°C/W	150° C/W	150° C/W
(J Package) Pd	670 mW	670 mW	570 mW	570 mW
$\theta_{\mathbf{j}}$ A	140°C/W	140°C/W	140°C/W	140° C/W
(N Package) P _d			500 mW	500 mW
$\theta_{j,\mathbf{A}}$			155° C/W	155° C/W
Differential Input Voltage	±40V	±40V	±40V	±30V
Input Voltage Range (Note 2)	±20V	±20V	±20V	±16V
Output Short Circuit Duration	Continuous	Continuous	Continuous	Continuous
Storage Temperature Range	-65°C to +150°C	-65°C to +150°C	-65°C to +150°C	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	300° C	300° C	300° C	300° C

DC Electrical Characteristics (Note 3)

	PARAMETER	CONDITIONS		LF155A			LF355A		
SYMBOL	PAHAMEIEK	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
vos	Input Offset Voltage	R _S = 50Ω, T _A = 25°C Over Temperature		1	. 2 2.5		1	2 2.3	m∨ m∨
ΔV _{OS} /ΔT	Average TC of Input Offset Voltage	R _S = 50Ω		3	5		3	5	μV/°C
ΔTC/ΔV _{OS}	Change in Average TC with VOS Adjust	R _S = 50Ω, (Note 4)		0.5			0.5		μV/°C per mV
los	Input Offset Current	$T_j = 25^{\circ}C$, (Notes 3, 5) $T_j \le THIGH$		3	10 10		3	10 1	pA nA
IB	Input Bias Current	$T_J = 25^{\circ}C$, (Notes 3, 5) $T_J \le T_{HIGH}$		30	50 25		30	50 5	pA nA
RIN	Input Resistance	T _J = 25°C		1012			1012		Ω
AVOL	Large Signal Voltage Gain	$V_S = \pm 15V$, $T_A = 25^{\circ}C$ $V_O = \pm 10V$, $R_L = 2k$	50	200		50	200	•	V/mV
		Over Temperature	25			25			V/mV
v _o	Output Voltage Swing	VS = ±15V, RL = 10k VS = ±15V, RL = 2k	±12 ±10	±13 ±12		±12 ±10	±13 ±12		V V
VCM	Input Common-Mode Voltage Range	V _S = ±15V	±11	+15.1 -12		±11	+15.1 -12		v v
CMRR	Common-Mode Rejection Ratio		85	100		85	100		d₿
PSRR	Supply Voltage Rejection Ratio	(Note 6)	85	100		85	100		dB

AC Electrical Characteristics TA = 25°C, VS = ±15V

01/44501	PARAMETER CONDITIONS		LF	UNITS		
SYMBOL	PAHAMETER	CONDITIONS	MIN	ΤΥ₽	MAX	UNITS
SR	Slew Rate	A _V = 1	3	5		V/μs
						V/μs
GBW	Gain Bandwidth		Ì	2.5		MHz
	Product	į				
ts	Settling Time to 0.01%	(Note 7)		4		μς
en	Equivalent Input Noise	R _S = 100Ω	1			
	Voltage	f = 100 Hz	1	25		nV/√Hz
		f = 1000 Hz		25		nV/√Hz
in	Equivalent Input	f = 100 Hz		0.01		pA/√Hz
	Noise Current	f = 1000 Hz		0.01		pA/√Hz
CIN	Input Capacitance	-	1	3		pF

DC Electrical Characteristics (Note 3)

PARAMETER	CONDITIONS		LF155			LF355B			LF365		UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	"""
Input Offset Voltage	$R_S = 50\Omega$, $T_A = 25^{\circ}C$		3	5		3	5		3	10	m\
	Over Temperature	Į.		7			6.5			13	m)
Average TC of Input Offset Voltage	R _S = 50Ω		5			5			5		μ∨∕°
Change in Average TC	Rg = 50Ω, (Note 4)		0.5			0.5			0.5		μν/°
enfort of course. The common transfer of the common	Service - Comment of the Service of Service (Service of Service o			Tip carried	unc ses		so one decreases. A	1.000		l	per m\
Input Offset Current	1 '		3	20		3	20		3	50	p,
	, =			20			1	Ī	Mirror .	2	n/
Input Bias Current			30	100		30	100		30	200	p,
ere elle for a transfer or transfer of the second of the s	TJ≤THIGH	er eksterne i os		50	ese como a con		5		9.46	8	n/
Input Resistance	T」 = 25°C		1012			1012	mg 10 many 11 je	en , C Destan	1012		2
Large Signal Voltage	VS = ±15V, TA = 25°C	50	200		50	200		25	200		V/m
Gain	VO = ±10V, RL = 2k		(rings)								
	Over Temperature	25			25			15			V/m\
Output Voltage Swing	VS = ±15V, RL = 10k	±12	±13		±12	±13	•	±12	±13		١,
	Vs = ±15V, RL = 2k	±10	#12		±10	±12		±10	±12		
Input Common-Mode	V 415V		+15.1		energy accompan	+18.1	ido es ustramento co		+15.1	gicorrectes a visc of	errogene entre con-
Voltage Range	42-1134	-11	-12		111	-12		±10	-12		,
Common-Mode Rejec-		85	100		85	100		80	100		đ
Supply Voltage Rejec-	(Note 6)	85	100		85	100		80	100		d
	Input Offset Voltage Average TC of Input Offset Voltage Change in Average TC with Vos Adjust Input Offset Current Input Bias Current Input Resistance Large Signal Voltage Gain Output Voltage Swing Input Common-Mode Voltage Range Common-Mode Rejection Ratio	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Input Offset Voltage $R_S = 50\Omega$, $T_A = 25^{\circ}C$ Over Temperature $R_S = 50\Omega$	Input Offset Voltage $R_S = 50\Omega$, $T_A = 25^{\circ}C$ Over Temperature $R_S = 50\Omega$ $T_A = 25^{\circ}C$ Over Temperature $T_S = 50\Omega$	Input Offset Voltage $R_S = 50\Omega$, $T_A = 25^{\circ}C$ Over Temperature $R_S = 50\Omega$ $T_A = 25^{\circ}C$ Over Temperature $T_S = 50\Omega$	Input Offset Voltage $P(S) = SO\Omega$, $P(S) = SO\Omega$ $P(S) = S\Omega$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Input Offset Voltage R _S = 50Ω, T _A = 25°C S 5 5 5 5 5 5 5 5 5	Input Offset Voltage R _S = 50Ω, T _A = 25°C S S S S S S S S S

DC Electrical Characteristics $T_A = 25^{\circ}C$, $V_S = \pm 15V$

	PARAMETER	LF15	5A/156,	LF	UNITS	
		117	MAA	117	MAX	<u> </u>
TYP MAX TYP MAX	Supply Current	2	4	2	4	mA

AC Electrical Characteristics $T_A = 25^{\circ}C$, $V_S = \pm 15V$

SYMBOL	PARAMETER	CONDITIONS	LF155 365/356B	UNITS
		ļ	140	
SR	Slew Rate	Ay = 1	a de Maria de la compa	V/μs
		ł		V/μs
GBW	Gain Bandwidth	1	2.6	MHz
	Product			
ts	Settling Time to 0.01%	(Note 7)		μs
en	Equivalent Input Noise	R _S = 100Ω		
	Voltage	f = 100 Hz	jes.	nV/√Hz
		f = 1000 Hz	20	nV/√Hz
in	Equivalent Input	f = 100 Hz	0.01	pA/√Hz
	Current Noise	f = 1000 Hz	0.01	pA/√Hz
CIN	Input Capacitance			pF

Notes for Electrical Characteristics

Note 1: The maximum power dissipation for these devices must be derated at elevated temperatures and is dictated by $T_{[MAX}$. $\theta_{[A]}$, and the ambient temperature, T_A . The maximum available power dissipation at any temperature is $P_d = (T_{[MAX} - T_A)/\theta_{[A]})$ or the 25°C P_{dMAX} , whichever is less

Note 2: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage

Note 3: Unless otherwise stated, these test conditions apply:

	LF155A LF155	LF355A	LF355B	LF355
Supply Voltage, V _S	±15V ≤ V _S ≤ ±20V	±15V ≤ V _S ≤ ±18V	±15V ≤ V _S ±20V	V _S = ±15V
TA	-55° C ≤ T _A ≤ +125° C	0°C ≤ TA ≤ +70°C	0°C ≤ TA ≤ +70°C	0°C ≤ TA ≤ +70°C
THIGH	+125°C	+70°C	+70°C	+70°C

and Vos. IB and Ios are measured at Vom = 0.


Note 4: The Temperature Coefficient of the adjusted input offset voltage changes only a small amount $(0.5\mu V)^{o}C$ typically) for each mV of adjustment from its original unadjusted value. Common-mode rejection and open loop voltage gain are also unaffected by offset adjustment. Note 5: The input bias currents are junction leakage currents which approximately double for every $10^{\circ}C$ increase in the junction temperature, T_{J} . Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, Pd. $T_{j} = T_{A} + \Theta_{jA} Pd$ where Θ_{jA} is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.


Note 6: Supply Voltage Rejection is measured for both supply magnitudes increasing or decreasing simultaneously, in accordance with common practice.


Note 7: Settling time is defined here, for a unity gain inverter connection using 2 kΩ resistors for the _EF155 . It is the time required for the error voltage (the voltage at the inverting input pin on the amplifier) to settle to within 0.01% of its final value from the time a 10V step input is applied to the inverter.


Typical DC Performance Characteristics


Curves are for LF155





















Typical DC Performance Characteristics (Continued)










Typical AC Performance Characteristics














Typical AC Performance Characteristics (Continued)






















Typical AC Performance Characteristics (Continued)



Detailed Schematic



Connection Diagrams (Top Views) Section 11 for Packaging

Order Number LF155AH LF155H LF355AH

LF355H

Metal Can Package (H)

NC

BALANCE 1. 7 V*

INPUT 2 3 BALANCE

Dual-In-Line Package (N or J)

BALANCE

INPUT

Order Number LF355N

OR LM355J-8

Note 4: Pin 4 connected to case.

Application Hints

The LF155 series are op amps with JFET input devices. These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will cause a reversal of the phase to the output and force the amplifier output to the corresponding high or low state. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

These amplifiers will operate with the common-mode input voltage equal to the positive supply. In fact, the common-mode voltage can exceed the positive supply by approximately 100 mV independent of supply voltage and over the full operating temperature range. The positive supply can therefore be used as a reference on an input as, for example, in a supply current monitor and/or limiter.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed


in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

Because these amplifiers are JFET rather than MOSFET input op amps they do not require special handling.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pickup" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.


A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to ac ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately six times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

Typical Circuit Connections



- Vos is adjusted with a 25k potentiometer
- The potentiometer wiper is connected to V⁺
- For potentiometers with temperature coefficient of 100 ppm/ C or less the additional drift with adjust is ≈ 0.5 μV/ C/mV of adjustment
- Typical overall drift: 5 μV/ C · (0.5 μV/ C/mV of adj.)

Driving Capacitive Loads




Due to a unique output stage design, these amplifiers have the ability to drive large capacitive loads and still maintain stability. $C_{L(MAX)} \simeq 0.01~\mu F$.

Overshoot 20%

Settling time (ts) 5 µs


Typical Applications

Settling Time Test Circuit




- Settling time is tested with the LF155 connected as unity gain inverter
- FET used to isolate the probe capacitance
- Output = 10V step

Large Signal Inverter Output, VOUT (from Settling Time Circuit)




Low Drift Adjustable Voltage Reference



- ΔV_{OUT}/ΔT = ±0.002%/°C
- All resistors and potentiometers should be wire-wound
- P1: drift adjust
- P2: VOUT adjust
- Use LF155 for
- ▲ Low IB
- Low drift
- ▲ Low supply current


Fast Logarithmic Converter



- Dynamic range: 100 μ A \leq I $_{i}$ \leq 1 mA (5 decades), $|V_{O}| = 1V/decade$
- Transient response: 3 μs for Δl_i = 1 decade
- C1, C2, R2, R3: added dynamic compen compensation.
- sation
- R_T: Tel Labs type Q81 + 0.3%/°C


$$iV_{OUT} = \left[1 + \frac{R2}{R_T}\right] \frac{kT}{q} \quad in \quad V_i \left[\frac{R_r}{V_{REF} R_i}\right] = log \ V_i \quad \frac{1}{R_i \, I_r} \quad R2 = 15.7k, \ R_T = 1k, \ 0.3\%^\circ C \ (for \ temperature \ compensation)$$

Precision Current Monitor



- V_O = 5 R1/R2 (V/mA of I_S)
- R1, R2, R3: 0.1% resistors
- Use LF155 for
- ▲ Common-mode range to supply range
- ▲ Low IB
- Low Vos
- Low supply current


8-Bit D/A Converter with Symmetrical Offset Binary Operation



- R1, R2 should be matched within ±0.05%
- Full-scale response time: 3 μs


EO	B1	B2	B3	В4	B 5	B6	B7	B8	COMMENTS
+9.920	1	1	1	1	1	1	1	1	Positive Full-Scale
+0.040	1	0	0	0	0	0	0	0	(+) Zero-Scale
-0.040	0	1	1	1	1	1	1	1	() Zero-Scale
-9.920	0	0	0	0	0	0	0	0	Negative Full-Scale

Wide BW Low Noise, Low Drift Amplifier




- Power BW: $f_{MAX} = \frac{S_r}{2\pi V_B} \approx 240 \text{ kHz}$
- Parasitic input capacitance C1 ≈ (3 pF for LF155 plus any additional layout capacitance) interacts with feedback elements and creates undesirable high frequency pole. To compensate add C2 such that: R2C2 ≈ R1C1.

Boosting the LF155 with a Current Amplifier



- $I_{OUT(MAX)} \cong 150 \text{ mA (will drive R}_L \ge 100\Omega)$
- $\frac{\Delta V_{OUT}}{\Delta T} = \frac{0.15}{10^{-2}} V/\mu s \text{ (with CL shown)}$
- No additional phase shift added by the current amplifier


Isolating Large Capacitive Loads




- Overshoot 6%
- t_s 10 μs
- When driving large C_L, the V_{OUT} slew rate determined by C_L and I_{OUT}(MAX):

$$\frac{\Delta V_{OUT}}{\Delta T} \ = \frac{I_{OUT}}{C_L} \quad \cong \quad \frac{0.02}{0.5} \quad V/\mu s = 0.04 \ V/\mu s \ (with \ C_L \ shown)$$

Low Drift Peak Detector




- By adding D1 and Rf, VD1 = 0 during hold mode. Leakage of D2 provided by feedback path through Rf
- Leakage of circuit is essentially lb plus capacitor leakage of Cp.
- Diode D3 clamps V_{OUT} (A1) to V_{IN}-V_{D3} to improve speed and to limit reverse bias of D2.
- Maximum input frequency should be << 1/2πR_fC_{D2} where C_{D2} is the shunt capacitance of D2.




 $f = \frac{V_C \{R8+R7\}}{[8 \ V_{PL} \ R8 \ R1] \ C} \quad 0 \le V_C \le 30V, \ 10 \ Hz \le f \le 10 \ kHz$ R1, R4 matched. Linearity 0.1% over 2 decades.

High Impedance, Low Drift Instrumentation Amplifier



- $V_{OUT} = \frac{R3}{R} \left[\frac{2R2}{R1} + 1 \right] \Delta V, V^- + 2V \le V_{IN} \text{ common-mode } \le V^*$
- System V_{OS} adjusted via A2 V_{OS} adjust
- Trim R3 to boost up CMRR to 120 dB. Instrumentation amplifier Resistor array RA201 (National Semiconductor) recommended

Fast Sample and Hold



- Both amplifiers (A1, A2) have feedback loops individually closed with stable responses (overshoot negligible)
- Acquisition time T_A, estimated by:


$$T_A \cong \left[\frac{2R_{QN}, V_{IN}, C_h}{S_r}\right]$$
 1/2 provided that:

 $v_{IN} < 2\pi S_r \; R_{ON} \; C_h \; \text{and} \; T_A > \frac{v_{IN} C_h}{l_{OUT}(\text{MAX})} \;\; , \; R_{ON} \; \text{is of SW1}$

If inequality not satisfied: $T_A \cong \frac{V_{IN} C_h}{20 \text{ mA}}$


- LF155 developes full S_r output capability for $V_{1N} \ge 1V$
- Addition of SW2 improves accuracy by putting the voltage drop across SW1 inside the feedback loop
- Overall accuracy of system determined by the accuracy of both amplifiers, A1 and A2

High Accuracy Sample and Hold



- By closing the loop through A2, the V_{OUT} accuracy will be determined uniquely by A1. No V_{OS} adjust required for A2.
- T_A can be estimated by same considerations as previously but, because of the added propagation delay in the feedback loop (A2) the overshoot is not negligible.
- Overall system slower than fast sample and hold
- R1, C_C: additional compensation
- Use LF155 for
- ▲ Low Vos

High Q Band Pass Filter




- By adding positive feedback (R2)
 Q increases to 40
- fBP = 100 kHz

$$\frac{V_{OUT}}{V_{IN}} = 10\sqrt{\Omega}$$

- Clean layout recommended
- Response to a 1 Vp-p tone burst: 300 µs

High Q Notch Filter



• 2R1 = R = 10 MΩ

- · Capacitors should be matched to obtain high Q
- f_{NOTCH} = 120 Hz, notch = -55 dB, Q > 100
- Use LF155 for
- ▲ Low IB
- ▲ Low supply current