

# M5M416160DJ,TP-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

### DESCRIPTION

This is a family of 1048576-word by 16-bit dynamic RAMS, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential.

The use of double-layer metal process combined with twin-well CMOS technology and a single-transistor dynamic storage stacked capacitor cell provide high circuit density at reduced costs. Multiplexed address inputs permit both a reduction in pins and an increase in system densities. **Self refresh current is low enough for battery back-up application.**

### FEATURES

| Type name          | RAS access time (max.ns) | CAS access time (max.ns) | Address access time (max.ns) | OE access time (max.ns) | Cycle time (min.ns) | Power dissipation (typ.mW) |
|--------------------|--------------------------|--------------------------|------------------------------|-------------------------|---------------------|----------------------------|
| M5M416160DXX-5,-5S | 50                       | 13                       | 25                           | 13                      | 90                  | 540                        |
| M5M416160DXX-6,-6S | 60                       | 15                       | 30                           | 15                      | 110                 | 430                        |
| M5M416160DXX-7,-7S | 70                       | 20                       | 35                           | 20                      | 130                 | 385                        |

XX=J,TP

- Standard 42 pin SOJ, 50 pin TSOP
- Single 5.0V ±10% supply
- Low stand-by power dissipation  
5.5mW (Max) ----- CMOS Input level
- Low operating power dissipation  
M5M416160Dxx-5,-5S ----- 660.0mW (Max)  
M5M416160Dxx-6,-6S ----- 525.0mW (Max)  
M5M416160Dxx-7,-7S ----- 470.0mW (Max)
- Fast-page mode , Read-modify-write,RAS-only refresh  
CAS before RAS refresh, Hidden refresh capabilities
- Early-write mode and OE to control output buffer impedance  
All inputs, output TTL compatible and low capacitance
- 4096 refresh cycles every 64ms (A0~A11)  
4096 refresh cycles every 128ms (A0~A11)\*  
\*: Applicable to self refresh version (M5M416160DJ,TP-5S,-6S,-7S : option) only


### APPLICATION

Main memory unit for computers, Microcomputer memory, Refresh memory for CRT


### PIN DESCRIPTION

| Pin name | Function                                       |
|----------|--|
| A0~A11   | Address inputs                                 |
| DQ1~DQ16 | Data inputs / outputs                          |
| RAS      | Row address strobe Input                       |
| UCAS     | Upper byte control column address strobe input |
| LCAS     | Lower byte control column address strobe input |
| W        | Write control input                            |
| OE       | Output enable input                            |
| Vcc      | Power supply (+5.0V)                           |
| Vss      | Ground (0V)                                    |

### PIN CONFIGURATION (TOP VIEW)



Outline 42P0N-A (400mil SOJ)



Outline 50P3G-F (400mil TSOP Normal Bend)

NC : NO CONNECTION

# M5M416160DJ, TP-5, -6, -7, -5S, -6S, -7S

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

## FUNCTION


The M5M416160DJ, TP provide, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g.,

fast page mode, RAS-only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

| Operation              | Inputs |      |      |     |     | Input/Output |          | Refresh | Remark                   |
|------------------------|--------|------|------|-----|-----|--------------|----------|---------|--------------------------|
|                        | RAS    | LCAS | UCAS | W   | OE  | DQ1~DQ8      | DQ9~DQ16 |         |                          |
| Lower byte Read        | ACT    | ACT  | NAC  | NAC | ACT | VLD          | OPN      | YES     | Fast page mode identical |
| Upper byte Read        | ACT    | NAC  | ACT  | NAC | ACT | OPN          | VLD      | YES     |                          |
| Word Read              | ACT    | ACT  | ACT  | NAC | ACT | VLD          | VLD      | YES     |                          |
| Lower Byte Write       | ACT    | ACT  | NAC  | ACT | NAC | DIN          | DNC      | YES     |                          |
| Upper Byte Write       | ACT    | NAC  | ACT  | ACT | NAC | DNC          | DIN      | YES     |                          |
| Word write             | ACT    | ACT  | ACT  | ACT | NAC | DIN          | DIN      | YES     |                          |
| RAS-only refresh       | ACT    | NAC  | NAC  | DNC | DNC | OPN          | OPN      | YES     |                          |
| Hidden refresh         | ACT    | ACT  | ACT  | NAC | ACT | VLD          | VLD      | YES     |                          |
| Self refresh           | ACT    | ACT  | ACT  | NAC | DNC | OPN          | OPN      | YES     |                          |
| CAS before RAS refresh | ACT    | ACT  | ACT  | DNC | DNC | OPN          | OPN      | YES     |                          |
| Standby                | NAC    | DNC  | DNC  | DNC | DNC | OPN          | OPN      | NO      |                          |

Note : ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, IVD : invalid, APD : applied, OPN : open



# M5M416160DJ, TP-5, -6, -7, -5S, -6S, -7S

FAST PAGE MODE 16777216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

## ABSOLUTE MAXIMUM RATINGS

| Symbol           | Parameter             | Conditions                      | Ratings | Unit |
|------------------|-----------------------|---------------------------------|---------|------|
| V <sub>cc</sub>  | Supply voltage        | With respect to V <sub>ss</sub> | -1~7    | V    |
| V <sub>I</sub>   | Input voltage         |                                 | -1~7    | V    |
| V <sub>o</sub>   | Output voltage        |                                 | -1~7    | V    |
| I <sub>o</sub>   | Output current        |                                 | 50      | mA   |
| P <sub>d</sub>   | Power dissipation     | T <sub>a</sub> =25 °C           | 1000    | mW   |
| T <sub>opr</sub> | Operating temperature |                                 | 0~70    | °C   |
| T <sub>stg</sub> | Storage temperature   |                                 | -65~150 | °C   |

## RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub>=0~70 °C, unless otherwise noted) (Note 1)

| Symbol          | Parameter                            | Limits |     |     | Unit |
|-----------------|--------------------------------------|--------|-----|-----|------|
|                 |                                      | Min    | Nom | Max |      |
| V <sub>cc</sub> | Supply voltage                       | 4.5    | 5.0 | 5.5 | V    |
| V <sub>ss</sub> | Supply voltage                       | 0      | 0   | 0   | V    |
| V <sub>IH</sub> | High-level input voltage, all inputs | 2.4    |     | 5.5 | V    |
| V <sub>IL</sub> | Low-level input voltage, all inputs  | -1**   |     | 0.8 | V    |

Note 1 : All voltage values are with respect to V<sub>SS</sub>.

\*\* : V<sub>IL</sub>(min.) is -2.0V when undershoot width is less than 25ns.(The width is defined as the period when the voltage level below V<sub>ss</sub>.)

## ELECTRICAL CHARACTERISTICS (T<sub>a</sub>=0~70 °C, V<sub>cc</sub>=5.0V±0%, V<sub>ss</sub>=0V, unless otherwise noted) (Note 2)

| Symbol                 | Parameter  | Test conditions  | Limits  |     |                 | Unit |
|------------------------|--|--|---|-----|-----------------|------|
|                        |  |  | Min   | Typ | Max             |      |
| V <sub>OH</sub>        | High-level output voltage  | I <sub>OH</sub> =-5mA  | 2.4   |     | V <sub>cc</sub> | V    |
| V <sub>OL</sub>        | Low-level output voltage   | I <sub>OL</sub> =4.2mA   | 0   |     | 0.4             | V    |
| I <sub>oz</sub>        | Off-state output current   | Q floating 0V≤V <sub>OUT</sub> ≤5.5V                                   | -10   |     | 10              | μA   |
| I <sub>I</sub>         | Input current  | 0V≤V <sub>IN</sub> ≤6V, Other inputs pins=0V                           | -10   |     | 10              | μA   |
| I <sub>cc1</sub> (AV)  | Average supply current from V <sub>cc</sub> , operating<br>(Note 3,4,5)                            | M5M416160D-5,-5S   | R <sub>AS</sub> , C <sub>AS</sub> cycling<br>t <sub>RC</sub> =t <sub>WC</sub> =min.<br>output open  |     | 120             | mA   |
|                        |  | M5M416160D-6,-6S   |   |     | 95              |      |
|                        |  | M5M416160D-7,-7S   |   |     | 85              |      |
| I <sub>cc2</sub>       | Supply current from V <sub>cc</sub> , stand-by (Note 6)  | R <sub>AS</sub> =C <sub>AS</sub> =V <sub>IH</sub> , output open        |   |     | 2               | mA   |
|                        |  | R <sub>AS</sub> =C <sub>AS</sub> ≥V <sub>cc</sub> -0.2V<br>output open |   |     | 1<br>0.3*       |      |
| I <sub>cc3</sub> (AV)  | Average supply current from V <sub>cc</sub> , refreshing<br>(Note 3,5)                             | M5M416160D-5,-5S   | R <sub>AS</sub> cycling, C <sub>AS</sub> =V <sub>IH</sub><br>t <sub>RC</sub> =min.<br>output open   |     | 120             | mA   |
|                        |  | M5M416160D-6,-6S   |   |     | 95              |      |
|                        |  | M5M416160D-7,-7S   |   |     | 85              |      |
| I <sub>cc4</sub> (AV)  | Average supply current from V <sub>cc</sub><br>Fast-page-mode<br>(Note 3,4,5)                      | M5M416160D-5,-5S   | R <sub>AS</sub> =V <sub>IL</sub> , C <sub>AS</sub> cycling<br>t <sub>PC</sub> =min.<br>output open  |     | 80              | mA   |
|                        |  | M5M416160D-6,-6S   |   |     | 70              |      |
|                        |  | M5M416160D-7,-7S   |   |     | 65              |      |
| I <sub>cc6</sub> (AV)  | Average supply current from V <sub>cc</sub><br>CAS before R <sub>AS</sub> refresh mode<br>(Note 3) | M5M416160D-5,-5S   | CAS before R <sub>AS</sub> refresh cycling<br>t <sub>RC</sub> =min.<br>output open  |     | 120             | mA   |
|                        |  | M5M416160D-6,-6S   |   |     | 95              |      |
|                        |  | M5M416160D-7,-7S   |   |     | 85              |      |
| I <sub>cc8</sub> (AV)* | Average supply current from V <sub>cc</sub><br>Extended-refresh cycle<br>(Note 6)                  | M5M416160D (S)   | Stand-by:<br>R <sub>AS</sub> ≥V <sub>cc</sub> -0.2V<br>C <sub>AS</sub> ≥V <sub>cc</sub> -0.2V or C <sub>AS</sub> ≤0.2V<br>CAS before R <sub>AS</sub> refresh:<br>R <sub>AS</sub> cycling C <sub>AS</sub> ≤0.2V or<br>CAS before R <sub>AS</sub> refresh cycling<br>W≤0.2V or ≥V <sub>cc</sub> -0.2V<br>OE≤0.2V or ≥V <sub>cc</sub> -0.2V<br>A0~A11≤0.2V or ≥V <sub>cc</sub> -0.2V<br>DQ=open, t <sub>RC</sub> =125μs,<br>t <sub>RAS</sub> =t <sub>RASmin</sub> -1μs |     | 600             | μA   |
| I <sub>cc9</sub> (AV)* | Average supply current from V <sub>cc</sub><br>Self-refresh cycle                                  | M5M416160D (S)   | R <sub>AS</sub> =C <sub>AS</sub> ≤0.2V  |     | 400             | μA   |

Note 2: Current flowing into an IC is positive, out is negative.

3: I<sub>CC1</sub> (AV), I<sub>CC3</sub> (AV) and I<sub>CC4</sub> (AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: I<sub>CC1</sub> (AV) and I<sub>CC4</sub> (AV) are dependent on output loading. Specified values are obtained with the output open.

5: Column Address can be changed once or less while R<sub>AS</sub>=V<sub>IL</sub> and LCAS/UCAS=V<sub>IH</sub>.

\* : Applicable to self refresh version (M5M416160DJ, TP-5S, -6S, -7S : option) only

# M5M416160DJ, TP-5, -6, -7, -5S, -6S, -7S

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

## CAPACITANCE (Ta=0~70°C, Vcc=5.0V±10%, Vss=0V, unless otherwise noted)

| Symbol                                    | Parameter                                       | Test conditions  | Limits |     |     | Unit |
|---|---|--|--------|-----|-----|------|
|   |   |  | Min    | Typ | Max |      |
| C <sub>i</sub> (A)                        | Input capacitance, address inputs               | V <sub>i</sub> =V <sub>ss</sub><br>f=1MHz<br>V <sub>i</sub> =25mV <sub>rms</sub> |        |     | 5   | pF   |
| C <sub>i</sub> ( $\overline{\text{OE}}$ ) | Input capacitance, $\overline{\text{OE}}$ input |  |        |     | 7   | pF   |
| C <sub>i</sub> ( $\overline{\text{W}}$ )  | Input capacitance, write control input          |  |        |     | 7   | pF   |
| C <sub>i</sub> (RAS)                      | Input capacitance, RAS input                    |  |        |     | 7   | pF   |
| C <sub>i</sub> (CAS)                      | Input capacitance, CAS input                    |  |        |     | 7   | pF   |
| C <sub>i</sub> / o                        | Input/Output capacitance, data ports            |  |        |     | 7   | pF   |

## SWITCHING CHARACTERISTICS (Ta=0~70°C, Vcc=5.0V±10%, Vss=0V, unless otherwise noted, see notes 6,13,14)

| Symbol           | Parameter                                       | Limits           |     |                  |     |                  |     | Unit |
|------------------|---|------------------|-----|------------------|-----|------------------|-----|------|
|                  |   | M5M416160D-5,-5S |     | M5M416160D-6,-6S |     | M5M416160D-7,-7S |     |      |
|                  |   | Min              | Max | Min              | Max | Min              | Max |      |
| t <sub>CAS</sub> | Access time from CAS (Note 7,8)                 |                  | 13  |                  | 15  |                  | 20  | ns   |
| t <sub>RAS</sub> | Access time from RAS (Note 7,9)                 |                  | 50  |                  | 60  |                  | 70  | ns   |
| t <sub>AA</sub>  | Column address access time (Note 7,10)          |                  | 25  |                  | 30  |                  | 35  | ns   |
| t <sub>CPA</sub> | Access time from CAS precharge (Note 7,11)      |                  | 30  |                  | 35  |                  | 40  | ns   |
| t <sub>OE</sub>  | Access time from OE (Note 7)                    |                  | 13  |                  | 15  |                  | 20  | ns   |
| t <sub>CLZ</sub> | Output low impedance time from CAS low (Note 7) | 5                |     | 5                |     | 5                |     | ns   |
| t <sub>OFF</sub> | Output disable time after CAS high (Note 12)    |                  | 13  |                  | 15  |                  | 15  | ns   |
| t <sub>OEZ</sub> | Output disable time after OE high (Note 12)     |                  | 13  |                  | 15  |                  | 15  | ns   |

Note 6: An initial pause of 500  $\mu$ s is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS clock such as RAS-only refresh).

Note the RAS may be cycled during the initial pause. And any 8 RAS or RAS/CAS cycles are required after prolonged periods (greater than 64ms) of RAS inactivity before proper device operation is achieved.

7: Measured with a load circuit equivalent to V<sub>OH</sub>=2.4V(I<sub>OH</sub>=-5mA) / V<sub>OL</sub>=0.4V(I<sub>OL</sub>=4.2mA) load 100pF.

The reference levels for measuring of output signal are 2.4V(V<sub>OH</sub>) and 0.4V(V<sub>OL</sub>).

8: Assumes that t<sub>RCD</sub>≥t<sub>RCD(max)</sub> and t<sub>ASC</sub>≥t<sub>ASC(max)</sub>.

9: Assumes that t<sub>RCD</sub>≤t<sub>RCD(max)</sub> and t<sub>RAD</sub>≤t<sub>RAD(max)</sub>. If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> will increase by amount that t<sub>RCD</sub> exceeds the value shown.

10: Assumes that t<sub>RAD</sub>≥t<sub>RAD(max)</sub> and t<sub>ASC</sub>≤t<sub>ASC(max)</sub>.

11: Assumes that t<sub>CP</sub>≤t<sub>CP(max)</sub> and t<sub>ASC</sub>≥t<sub>ASC(max)</sub>.

12: t<sub>OFF(max)</sub> and t<sub>OEZ(max)</sub> defines the time at which the output achieves the high impedance state (I<sub>OUT</sub> ≤ 1 ±10  $\mu$ A I) and is not reference to V<sub>OH(min)</sub> or V<sub>OL(max)</sub>.

# M5M416160DJ, TP-5, -6, -7, -5S, -6S, -7S

FAST PAGE MODE 16777216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

## TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh and Fast-Page Mode Cycles)

(Ta=0~70°C, Vcc=5.0V±10%, Vss=0V, unless otherwise noted, see notes 13,14)

| Symbol | Parameter  | Limits           |     |                  |     |                  |     | Unit |
|--------|--|------------------|-----|------------------|-----|------------------|-----|------|
|        |  | M5M416160D-5,-5S |     | M5M416160D-6,-6S |     | M5M416160D-7,-7S |     |      |
|        |  | Min              | Max | Min              | Max | Min              | Max |      |
| tREF   | Refresh cycle time                                 |                  | 64  |                  | 64  |                  | 64  | ms   |
| tREF*  | Refresh cycle time                                 |                  | 128 |                  | 128 |                  | 128 | ms   |
| tRP    | RAS high pulse width                               | 30               |     | 40               |     | 50               |     | ns   |
| tRCD   | Delay time, RAS low to CAS low (Note 15)           | 18               | 37  | 20               | 45  | 20               | 50  | ns   |
| tCRP   | Delay time, CAS high to RAS low                    | 10               |     | 10               |     | 10               |     | ns   |
| tRPC   | Delay time, RAS high to CAS low                    | 0                |     | 0                |     | 0                |     | ns   |
| tCPN   | CAS high pulse width                               | 10               |     | 10               |     | 13               |     | ns   |
| tRAD   | Column address delay time from RAS low (Note 16)   | 13               | 25  | 15               | 30  | 15               | 35  | ns   |
| tASR   | Row address setup time before RAS low              | 0                |     | 0                |     | 0                |     | ns   |
| tASC   | Column address setup time before CAS low (Note 17) | 0                | 10  | 0                | 10  | 0                | 10  | ns   |
| tRAH   | Row address hold time after RAS low                | 8                |     | 10               |     | 10               |     | ns   |
| tCAH   | Column address hold time after CAS low             | 13               |     | 15               |     | 15               |     | ns   |
| tDZC   | Delay time, data to CAS low (Note 18)              | 0                |     | 0                |     | 0                |     | ns   |
| tDZO   | Delay time, data to OE low (Note 18)               | 0                |     | 0                |     | 0                |     | ns   |
| tCDD   | Delay time, CAS high to data (Note 19)             | 13               |     | 15               |     | 15               |     | ns   |
| tODD   | Delay time, OE high to data (Note 19)              | 13               |     | 15               |     | 15               |     | ns   |
| tT     | Transition time (Note 20)                          | 1                | 50  | 1                | 50  | 1                | 50  | ns   |

Note 13: The timing requirements are assumed tT=5ns.

14: VIH(min) and VIL(max) are reference levels for measuring timing of input signals.

15: tRCD(max) is specified as a reference point only. If tRCD is less than tRCD(max), access time is tRAC. If tRCD is greater than tRCD(max), access time is controlled exclusively by tCAC or tAA. tRCD(min) is specified as tRCD(min)=tRAH(min)+2tT+tASC(min).

16: tRAD(max) is specified as a reference point only. If tRAD>tRAD(max) and tASC<tASC(max), access time is controlled exclusively by tAA.

17: tASC(max) is specified as a reference point only. If tRCD>tRCD(max) and tASC>tASC(max), access time is controlled exclusively by tCAC.

18: Either tDZC or tDZO must be satisfied.

19: Either tCDD or tODD must be satisfied.

20: tT is measured between VIH(min) and VIL(max).

\* : Applicable to self refresh version (M5M416160DJ, TP-5S, -6S, -7S : option) only

## Read and Refresh Cycles

| Symbol | Parameter                               | Limits           |       |                  |       |                  |       | Unit |
|--------|---|------------------|-------|------------------|-------|------------------|-------|------|
|        |   | M5M416160D-5,-5S |       | M5M416160D-6,-6S |       | M5M416160D-7,-7S |       |      |
|        |   | Min              | Max   | Min              | Max   | Min              | Max   |      |
| tRC    | Read cycle time                         | 90               |       | 110              |       | 130              |       | ns   |
| tRAS   | RAS low pulse width                     | 50               | 10000 | 60               | 10000 | 70               | 10000 | ns   |
| tCAS   | CAS low pulse width                     | 13               | 10000 | 15               | 10000 | 20               | 10000 | ns   |
| tCSH   | CAS hold time after RAS low             | 50               |       | 60               |       | 70               |       | ns   |
| tRSH   | RAS hold time after CAS low             | 13               |       | 15               |       | 20               |       | ns   |
| tRCS   | Read setup time before CAS low          | 0                |       | 0                |       | 0                |       | ns   |
| tRCH   | Read hold time after CAS high (Note 21) | 0                |       | 0                |       | 0                |       | ns   |
| tRRH   | Read hold time after RAS high (Note 21) | 10               |       | 10               |       | 10               |       | ns   |
| tRAL   | Column address to RAS hold time         | 25               |       | 30               |       | 35               |       | ns   |
| tOCH   | CAS hold time after OE low              | 13               |       | 15               |       | 20               |       | ns   |
| tORH   | RAS hold time after OE low              | 13               |       | 15               |       | 20               |       | ns   |

Note 21: Either tRCH or tRRH must be satisfied for a read cycle.

# M5M416160DJ, TP-5, -6, -7, -5S, -6S, -7S

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

## Write Cycle (Early Write and Delayed Write)

| Symbol           | Parameter                                 | Limits           |       |                  |       |                  |       | Unit |
|------------------|---|------------------|-------|------------------|-------|------------------|-------|------|
|                  |   | M5M416160D-5,-5S |       | M5M416160D-6,-6S |       | M5M416160D-7,-7S |       |      |
|                  |   | Min              | Max   | Min              | Max   | Min              | Max   |      |
| t <sub>WC</sub>  | Write cycle time                          | 90               |       | 110              |       | 130              |       | ns   |
| t <sub>RAS</sub> | RAS low pulse width                       | 50               | 10000 | 60               | 10000 | 70               | 10000 | ns   |
| t <sub>CAS</sub> | CAS low pulse width                       | 13               | 10000 | 15               | 10000 | 20               | 10000 | ns   |
| t <sub>CSH</sub> | CAS hold time after RAS low               | 50               |       | 60               |       | 70               |       | ns   |
| t <sub>RSH</sub> | RAS hold time after CAS low               | 13               |       | 15               |       | 20               |       | ns   |
| t <sub>WCS</sub> | Write setup time before CAS low (Note 23) | 0                |       | 0                |       | 0                |       | ns   |
| t <sub>WCH</sub> | Write hold time after CAS low             | 8                |       | 10               |       | 15               |       | ns   |
| t <sub>CWL</sub> | CAS hold time after W low                 | 13               |       | 15               |       | 20               |       | ns   |
| t <sub>RWL</sub> | RAS hold time after W low                 | 13               |       | 15               |       | 20               |       | ns   |
| t <sub>WP</sub>  | Write pulse width                         | 8                |       | 10               |       | 15               |       | ns   |
| t <sub>DS</sub>  | Data setup time before CAS low or W low   | 0                |       | 0                |       | 0                |       | ns   |
| t <sub>DH</sub>  | Data hold time after CAS low or W low     | 10               |       | 15               |       | 15               |       | ns   |
| t <sub>OE</sub>  | OE hold time after W low                  | 13               |       | 15               |       | 20               |       | ns   |

## Read-Write and Read-Modify-Write Cycles

| Symbol           | Parameter   | Limits           |       |                  |       |                  |       | Unit |
|------------------|---|------------------|-------|------------------|-------|------------------|-------|------|
|                  |   | M5M416160D-5,-5S |       | M5M416160D-6,-6S |       | M5M416160D-7,-7S |       |      |
|                  |   | Min              | Max   | Min              | Max   | Min              | Max   |      |
| t <sub>RWC</sub> | Read write/read modify write cycle time (Note 22) | 131              |       | 155              |       | 180              |       | ns   |
| t <sub>RAS</sub> | RAS low pulse width                               | 91               | 10000 | 105              | 10000 | 120              | 10000 | ns   |
| t <sub>CAS</sub> | CAS low pulse width                               | 54               | 10000 | 60               | 10000 | 70               | 10000 | ns   |
| t <sub>CSH</sub> | CAS hold time after RAS low                       | 91               |       | 105              |       | 120              |       | ns   |
| t <sub>RSH</sub> | RAS hold time after CAS low                       | 54               |       | 60               |       | 70               |       | ns   |
| t <sub>RCS</sub> | Read setup time before CAS low                    | 0                |       | 0                |       | 0                |       | ns   |
| t <sub>CWD</sub> | Delay time, CAS low to W low (Note 23)            | 36               |       | 40               |       | 45               |       | ns   |
| t <sub>RWD</sub> | Delay time, RAS low to W low (Note 23)            | 73               |       | 85               |       | 95               |       | ns   |
| t <sub>AWD</sub> | Delay time, address to W low (Note 23)            | 48               |       | 55               |       | 60               |       | ns   |
| t <sub>CWL</sub> | CAS hold time after W low                         | 13               |       | 15               |       | 20               |       | ns   |
| t <sub>RWL</sub> | RAS hold time after W low                         | 13               |       | 15               |       | 20               |       | ns   |
| t <sub>WP</sub>  | Write pulse width                                 | 8                |       | 10               |       | 10               |       | ns   |
| t <sub>DS</sub>  | Data setup time before W low                      | 0                |       | 0                |       | 0                |       | ns   |
| t <sub>DH</sub>  | Data hold time after W low                        | 10               |       | 10               |       | 15               |       | ns   |
| t <sub>OE</sub>  | OE hold time after W low                          | 13               |       | 15               |       | 15               |       | ns   |

Note 22: t<sub>RWC</sub> is specified as t<sub>RWC</sub>(min)=t<sub>RAC</sub>(max)+t<sub>ODD</sub>(min)+t<sub>RWL</sub>(min)+t<sub>RP</sub>(min)+5t<sub>1</sub>.

23: t<sub>WCS</sub>, t<sub>CWD</sub>, t<sub>RWD</sub> and t<sub>AWD</sub> and t<sub>CPWD</sub> are specified as reference points only. If t<sub>WCS</sub>>t<sub>WCS</sub>(min) the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle. If t<sub>CWD</sub>>t<sub>CWD</sub>(min), t<sub>RWD</sub>>t<sub>RWD</sub>(min), t<sub>AWD</sub>>t<sub>AWD</sub>(min) and t<sub>CPWD</sub>>t<sub>CPWD</sub>(min) (for fast page mode cycle only), the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address. If neither of the above condition (delayed write) of the DQ (at access time and until CAS or OE goes back to VIH) is indeterminate.

## Fast-Page Mode Cycle (Read, Early Write, Read-Write, Read-Modify-Write Cycle) (Note 24)

| Symbol            | Parameter  | Limits           |        |                  |        |                  |        | Unit |
|-------------------|--|------------------|--------|------------------|--------|------------------|--------|------|
|                   |  | M5M416160D-5,-5S |        | M5M416160D-6,-6S |        | M5M416160D-7,-7S |        |      |
|                   |  | Min              | Max    | Min              | Max    | Min              | Max    |      |
| t <sub>PC</sub>   | Fast page mode read/write cycle time                   | 35               |        | 40               |        | 45               |        | ns   |
| t <sub>PRWC</sub> | Fast page mode read write/read modify write cycle time | 76               |        | 85               |        | 95               |        | ns   |
| t <sub>RAS</sub>  | RAS low pulse width for read write cycle (Note 25)     | 85               | 125000 | 100              | 125000 | 115              | 125000 | ns   |
| t <sub>CP</sub>   | CAS high pulse width (Note 26)                         | 8                | 12     | 10               | 15     | 10               | 15     | ns   |
| t <sub>CPRH</sub> | RAS hold time after CAS precharge                      | 30               |        | 35               |        | 40               |        | ns   |
| t <sub>CPWD</sub> | Delay time, CAS precharge to W low (Note 23)           | 53               |        | 60               |        | 65               |        | ns   |

Note 24: All previously specified timing requirements and switching characteristics are applicable to their respective fast page mode cycle.

25: t<sub>RAS</sub>(min) is specified as two cycles of CAS input are performed.

26: t<sub>CP</sub>(max) is specified as a reference point only.

# M5M416160DJ, TP-5, -6, -7, -5S, -6S, -7S

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

## CAS before RAS Refresh Cycle (Note 27)

| Symbol | Parameter                     | Limits           |     |                  |     |                  |     | Unit |
|--------|-------------------------------|------------------|-----|------------------|-----|------------------|-----|------|
|        |                               | M5M416160D-5,-5S |     | M5M416160D-6,-6S |     | M5M416160D-7,-7S |     |      |
|        |                               | Min              | Max | Min              | Max | Min              | Max |      |
| tCSR   | CAS setup time before RAS low | 10               |     | 10               |     | 10               |     | ns   |
| tCHR   | CAS hold time after RAS low   | 10               |     | 10               |     | 15               |     | ns   |

Note 27: Eight or more CAS before RAS cycles instead of eight RAS cycles are necessary for proper operation of CAS before RAS refresh mode.

## SELF REFRESH SPECIFICATIONS

Self refresh devices are denoted by "S" after speed item, like -5S/ -6S/ -7S. The other characteristics and requirements than the below are same as normal devices.


**TIMING REQUIREMENTS** (Ta=0~70°C, Vcc=5.0V ±10%, Vss=0V, unless otherwise noted, see notes 13,14)

| Symbol | Parameter                            | Limits        |     |               |     |               |     | Unit |
|--------|--------------------------------------|---------------|-----|---------------|-----|---------------|-----|------|
|        |                                      | M5M416160D-5S |     | M5M416160D-6S |     | M5M416160D-7S |     |      |
|        |                                      | Min           | Max | Min           | Max | Min           | Max |      |
| trASS  | Self Refresh RAS low pulse width     | 100           |     | 100           |     | 100           |     | μs   |
| trPS   | Self Refresh RAS high precharge time | 90            |     | 110           |     | 130           |     | ns   |
| tCHS   | Self Refresh RAS hold time           | - 50          |     | - 50          |     | - 50          |     | ns   |
| trSR   | Read setup time before RAS low       | 10            |     | 10            |     | 10            |     | ns   |
| trHR   | Read hold time after RAS low         | 10            |     | 10            |     | 15            |     | ns   |

## SELF REFRESH ENTRY & EXIT CONDITIONS

### (1) In case of distributed refresh

The last / first full refresh cycles (4K) must be made within tns / tsn before / after self refresh, on the condition of tns ≤ 64ms and tsn ≤ 64ms.



### (2) In case of burst refresh

The last / first full refresh cycles (4K) must be made within tns / tsn before / after self refresh, on the condition of tns + tsn ≤ 64ms.








# M5M416160DJ, TP-5, -5S, -6, -6S, -7, -7S

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

## Upper / (Lower) Byte Read Cycle






# M5M416160DJ, TP-5, -5S, -6, -6S, -7, -7S

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM


## Upper / (Lower) Byte Write Cycle (Early write)



# M5M416160DJ, TP-5, -5S, -6, -6S, -7, -7S

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM


## Write Cycle (Delayed write)



# M5M416160DJ, TP-5, -5S, -6, -6S, -7, -7S

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM


## Upper / (Lower) Byte Write Cycle (Delayed write)



# M5M416160DJ, TP-5, -5S, -6, -6S, -7, -7S

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

## Read-Write, Read-Modify-Write Cycle










# M5M416160DJ, TP-5, -5S, -6, -6S, -7, -7S

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

### CAS before RAS Refresh Cycle, Extended Refresh Cycle \*




\* : Applicable to self refresh version (M5M416160DJ, TP-5S, -6S, -7S : option) only

# M5M416160DJ, TP-5, -5S, -6, -6S, -7, -7S

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

### Upper / (Lower) CAS before RAS Refresh Cycle, Extended Refresh Cycle \*




\* : Applicable to self refresh version (M5M416160DJ, TP-5S, -6S, -7S : option) only

# M5M416160DJ, TP-5, -5S, -6, -6S, -7, -7S

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

## Hidden Refresh Cycle (Read) (Note 29)




Note 29: Early write, delayed write, read write or read modify write cycle is applicable instead of read cycle.  
 Timing requirements and output state are the same as that of each cycle shown above.

# M5M416160DJ, TP-5, -5S, -6, -6S, -7, -7S

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

## Upper / (Lower) Hidden Refresh Cycle (Byte Read) (Note 30)




Note 30: Early write, delayed write, read write or read modify write cycle is applicable instead of read cycle. Timing requirements and output state are the same as that of each cycle shown above.



# M5M416160DJ, TP-5, -5S, -6, -6S, -7, -7S

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM


## Upper / (Lower) Fast Page Mode Read Cycle



# M5M416160DJ, TP-5, -5S, -6, -6S, -7, -7S

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM


## Fast Page Mode Write Cycle (Early Write)



# M5M416160DJ, TP-5, -5S, -6, -6S, -7, -7S

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

## Fast Page Mode Upper / (Lower) Byte Write Cycle (Early Write)








# M5M416160DJ, TP-5, -5S, -6, -6S, -7, -7S

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

## Fast Page Mode Upper / (Lower) Byte Write Cycle (Delayed Write)






# M5M416160DJ, TP-5, -5S, -6, -6S, -7, -7S

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM


## Fast Page Mode Read-Upper / (Lower) Write, Read-Modify-Upper / (Lower) Write Cycle



# M5M416160DJ, TP-5, -5S, -6, -6S, -7, -7S

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

## Self Refresh Cycle\*



\* : Applicable to self refresh version (M5M416160DJ, TP-5S, -6S, -7S : option) only

