

Am99C88/Am99CL88

8K x 8 CMOS Static Random-Access Memory

Am99C88/Am99CL88

DISTINCTIVE CHARACTERISTICS

- High speed – access times 70/100/120/150 ns
- Low-power requirements:
 - Am99C88
 - Operating: 330 mW Max.
 - Standby: 16.5 mW Max.
 - Am99CL88
 - Operating: 220 mW Max.
 - Standby: 550 μ W Max.
- Battery backed-up operation (2 V data retention)
- Fully static storage and interface (no clocks or timing signals required)
- TTL compatible interface levels
- Industry standard package (28-pin 0.6 in dual-in-line)
- Two chip enables (E_1 and E_2) for ease of expansion and automatic power down
- Pin compatible with 2764 type programmable ROM

GENERAL DESCRIPTION


The Am99C88/Am99CL88 is a high-performance, low power CMOS static RAM organized as 8192 words of 8 bits each. In addition to 13 address inputs and 8 common data inputs and outputs, the device utilizes 4 control pins. Two of them, E_1 and E_2 , perform chip enable functions and automatically power down the device when proper polarity of logic levels are applied. The other control pins, G and W , facilitate read and write operations, respectively. These

control inputs, along with three-state data inputs/outputs, allow similar devices to be connected to a common bus.

The data read out is non-destructive and has the same polarity as the data stored. The data is retained by the device even at V_{DD} as low as 2 V. Am99C88/Am99CL88 requires a single 5 V power supply and dissipates 330 mW/220 mW maximum in operating mode and 16.5 mW/550 μ W maximum in standby mode. The devices are packaged in industry-standard, 28-pin, 0.6-inch wide dual-in-line packages.

4

BLOCK DIAGRAM




BD005871

PRODUCT SELECTOR GUIDE


	Am99CS88					Am99C88					Am99CL88				
	-70	-10	-12	-15	-20	-70	-10	-12	-15	-20	-70	-10	-12	-15	
Access Time Max (ns)	70	100	120	150	200	70	100	120	150	200	70	100	120	150	
0 to 70°C	IDD1 Max (mA)	—	—	—	—	60	60	60	60	—	40	40	40	40	
	ISB Max (mA)	—	—	—	—	5	5	5	5	—	1	1	1	1	
	SB1,2 Max (μA)	—	—	—	—	3000	3000	3000	3000	—	100	100	100	100	
	DDR 2 V (μA)	—	—	—	—	1000	1000	1000	1000	—	50	50	50	50	
-55 to +125°C	IDD1 Max. (mA)	60	60	60	60	60	60	60	60	60	—	—	—	—	
	ISB Max. (mA)	10	10	10	10	10	5	5	5	5	—	—	—	—	
	SB1,2 Max. (μA)	10000	10000	10000	10000	10000	5000	5000	5000	5000	—	—	—	—	
	DDR 2 V (μA)	5000	5000	5000	5000	5000	1000	1000	1000	1000	—	—	—	—	

CONNECTION DIAGRAMS

Top View




CD009132



CD009124

Note: Pin 1 is marked for orientation.

LOGIC SYMBOL



LS002181

ADDRESS DESIGNATORS


External	Internal	Pin Number DIP Package
A ₉	A _{X0}	24
A ₃	A _{X1}	7
A ₄	A _{X2}	6
A ₅	A _{X3}	5
A ₆	A _{X4}	4
A ₇	A _{X5}	3
A ₁₂	A _{X6}	2
A ₈	A _{X7}	25
A ₁₁	A _{Y0}	23
A ₁₀	A _{Y1}	21
A ₀	A _{Y2}	10
A ₁	A _{Y3}	9
A ₂	A _{Y4}	8

ORDERING INFORMATION (Cont'd.)

Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number
- B. Speed Option (if applicable)
- C. Package Type
- D. Temperature Range
- E. Optional Processing



A. DEVICE NUMBER/DESCRIPTION

Am99C88
 8K x 8 CMOS Static Random-Access Memory
 Am99CL88
 Low-Power 8K x 8 CMOS Static Random-Access Memory

Valid Combinations	
AM99C88-70 AM99C88-10 AM99C88-12 AM99C88-15	DC, DCB, LC, LCB DE, DEB, LE, LEB
AM99C88-20	DE, DEB, LE, LEB
AM99CL88-70 AM99CL88-10 AM99CL88-12 AM99CL88-15	DC, DCB, LC, LCB


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option (if applicable)**
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



A. DEVICE NUMBER/DESCRIPTION

Am99C88 (and Am99CS88)
8K x 8 CMOS Static Random-Access Memory

Valid Combinations	
AM99CS88-70	/BXC, /BUC
AM99CS88-10	
AM99CS88-12	
AM99CS88-15	
AM99CS88-20	
AM99C88-70	/BXC, /BUC
AM99C88-10	
AM99C88-12	
AM99C88-15	
Am99C88-20	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

PIN DESCRIPTION

A₀ - A₁₂ Address (Inputs)

The 13 address inputs select one of the 8192 8-bit words in the RAM.

E₁ Chip Enable1 (Input)

E₂ Chip Enable2 (Input)

E₁ is active LOW and E₂ is active HIGH. The device can be accessed only when both Chip Enables are active. If either Chip Enable is not active, the device is deselected and will be in a standby power mode. The DQ port will be in a high-impedance state.

W Write Enable (Input)

W controls read and write operations. When W is HIGH and G is LOW, data will be output at the DQ port. When W is LOW, data present on the DQ port will be written into the selected memory location.

G Output Enable (Input)

G controls the state of the outputs in conjunction with Chip Enable and W.

DQ₁ - DQ₈ Data Input/Data Output Ports

Eight bidirectional ports used to write into or read data from the RAM.

V_{DD} Power Supply +5 Volts

V_{SS} Ground

FUNCTIONAL DESCRIPTION

Please refer to Table 1 for summary of Mode Select.

TABLE 1. MODE SELECT

E ₁	E ₂	W	G	Output	Supply Current	Mode
H	X	X	X	Hi-Z	I _{SB} , I _{SB1}	Not Selected
X	L	X	X	Hi-Z	I _{SB} , I _{SB2}	Not Selected
L	H	H	H	Hi-Z	I _{DD} , I _{DD1}	Output Disabled
L	H	H	L	D _{OUT}	I _{DD} , I _{DD1}	Read
L	H	L	X	Hi-Z	I _{DD} , I _{DD1}	Write

H = HIGH

L = LOW

X = Don't Care

ABSOLUTE MAXIMUM RATINGS (Note 1)

Supply Voltage	-0.5 to +7.0 V
All Signal Voltages	-0.5 to +7.0 V
DC Output Current	20 mA
Power Dissipation	
Cerdip Packages	1.0 W
Plastic Packages	1.0 W
Ambient Temperature with Power Applied	
Cerdip Packages	-55 to +125°C
Plastic Packages	-10 to +85°C
Storage Temperature	
Cerdip Packages	-65 to +150°C
Plastic Packages	-55 to +125°C

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES (Note 2)

Commercial (C) Devices	
Supply Voltage	+4.5 to +5.5 V
Temperature	0 to +70°C
Military (M) Devices*	
Supply Voltage	+4.5 to +5.5 V
Temperature	-55 to +125°C

Operating ranges define those limits between which the functionality and parameters of the device are guaranteed.

*Military product 100% tested at $T_C = +25^\circ\text{C}$, $+125^\circ\text{C}$, and -55°C .

DC CHARACTERISTICS over operating range unless otherwise specified*

Parameter Symbol	Parameter Description	Test Conditions	Am99CS88		Am99C88		Am99CL88		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
I_{OH}	Output HIGH Current	$V_{OH} = 2.4 \text{ V}$ $V_{DD} = 4.5 \text{ V}$	-2		-2		-2		mA
I_{OL}	Output LOW Current	$V_{OL} = 0.4 \text{ V}$	4		4		4		mA
V_{IH}	Input HIGH Voltage		2.2	$V_{DD} + 1.0$	2.2	$V_{DD} + 1.0$	2.2	$V_{DD} + 1.0$	V
V_{IL}	Input LOW Voltage		-0.3	0.8	-0.3	0.8	-0.3	0.8	V
I_{IX}	Input Load Current	$\text{GND} \leq V_{IN} \leq V_{DD}$		2		2		2	μA
I_{OZ}	Output Leakage Current	$\text{GND} \leq V_{OUT} \leq V_{DD}$ $E_1 \geq V_{IH}$ or $E_2 \leq V_{IL}$ or $G \geq V_{IH}$		2		2		2	μA
I_{DD}	Operating Supply Current	$E_1 \leq V_{IL}$ $E_2 \geq V_{IH}$ $I_{I/O} = 0 \text{ mA}$		60		60		40	mA
I_{DD1}	Average Operating Supply Current	Cycle = Min., Duty = 100% $E_1 \leq V_{IL}$, $E_2 \geq V_{IH}$, $I_{I/O} = 0 \text{ mA}$		60		60		40	mA
I_{SB}	Standby Power Supply Current	$E_1 = V_{IH}$ or $E_2 = V_{IL}$		10		5		1	mA
I_{SB1}		$E_1 \geq V_{DD} - 0.2 \text{ V}$, $E_2 \geq V_{DD} - 0.2 \text{ V}$ or $E_2 \leq 0.2 \text{ V}$	COM'L MIL	-	3000 5000		100 -	μA	
I_{SB2}		$E_2 \leq 0.2 \text{ V}$	COM'L MIL	- 10000	3000 5000		100 -	μA	


*See the last page of this spec for Group A Subgroup Testing information.

CAPACITANCE

Parameter Symbol	Parameter Description	Test Conditions	Am99CS88		Am99C88		Am99CL88		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
C_I	Input Capacitance	$f = 1 \text{ MHz}$	$V_{IN} = 0 \text{ V}$	8		8		8	pF
$C_{I/O}$	Input/Output Capacitance		$V_{I/O} = 0 \text{ V}$	8		8		8	pF


Notes: These parameters are not 100% tested, but are evaluated at initial characterisation and at any time the design is modified where capacitance may be affected.

SWITCHING TEST CIRCUITS



TC002971

A.



TC002981

B.

$C_L = 100 \text{ pF}$


SWITCHING CHARACTERISTICS (Notes 3-7)*

No.	Parameter Symbols	Parameter Description	Am99CS88/ Am99C88/ Am99CL88-10		Am99CS88/ Am99C88/ Am99CL88-12		Am99CS88/ Am99C88/ Am99CL88-15		Am99CS88/ Am99C88-20		Units			
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.				
READ CYCLE														
1	TAVAX	t _{RC}	Read Cycle Time (Address Valid to Address Don't Care)	70		100		120		150		200		ns
2	TAVQV	t _{AA}	Address Access Time (Address Valid to Data Out Valid)		70		100		120		150		200	ns
3	TE ₁ LQV	t _{CE1}	Chip Enable Access Time (Chip Enable Valid to Data Out Valid)	E ₁	70		100		120		150		200	ns
4	TE ₂ HQV	t _{CE2}		E ₂	70		100		120		150		200	ns
5	TGLQV	t _{OE}	Output Enable Valid to Data Out Valid		40		50		60		70		90	ns
6	TE ₁ LQX	t _{LZ1}	Chip Enable Valid to Data Out On (Note 7)	E ₁	10		10		10		10		10	ns
7	TE ₂ HQX	t _{LZ2}		E ₂	10		10		10		10		10	ns
8	TGLQX	t _{OLZ}	Output Enable Valid to Data Out On (Note 7)		5		5		5		5		5	ns
9	TE ₁ HQZ	t _{HZ1}	Chip Enable Not Valid to Data Out Off (Notes 6 & 7)	E ₁	0	35	0	35	0	40	0	50	0	60
10	TE ₂ LQZ	t _{HZ2}		E ₂	0	35	0	35	0	40	0	50	0	60
11	TGHQZ	t _{HZ}	Output Enable Not Valid to Data Out Off (Notes 6 & 7)		0	30	0	35	0	40	0	50	0	60
12	TAXQX	t _{OH}	Output Hold from Address Change		3		3		3		3		3	ns
13		t _{pD}	Chip Disable to Power-Down Delay (Note 3)		40		50		60		70		90	ns
14		t _{PU}	Chip Enable to Power Up (Note 3)		0		0		0		0		0	
WRITE CYCLE														
15	TAVAX	t _{WC}	Write Cycle Time (Address Valid to Address Don't Care)	70		100		120		150		200		ns
16	TE ₁ LWH	t _{CW}	Chip Enable to End of Write (Note 5)	E ₁	65		80		85		100		140	ns
17	TE ₂ IWH	t _{CW}		E ₂	65		80		85		100		140	ns
18	TAVWL	t _{AS}	Address Setup Time		0		0		0		0		0	ns
19	TAVWH	t _{AW}	Address Valid to End of Write		65		80		85		100		140	ns
20	TWLWH	t _{WP}	Write Pulse Width (Note 5)		60		60		70		90		120	ns
21	TWHAX	t _{WR1}	End of Write to Address Don't Care	E ₁ , W	5		5		5		10		15	ns
22	TE ₂ LAX	t _{WR2}		E ₂	15		15		15		15		20	ns
23	TWHQX	t _{OW}	Write Enable LOW to Data Out Off (Notes 6,7)		0	30	0	35	0	40	0	50	0	60
24	TWLQZ	t _{WHZ}	Data in Valid to Write Enable HIGH		30		40		50		60		70	ns
25	TWHDX	t _{DH}	Write Enable HIGH to Data Don't Care		0		0		0		0		0	ns
26	TWHQX	t _{OW}	Write Enable HIGH to Data Out Active (Note 7)		10		10		10		10		10	ns

- Notes:
- Absolute Maximum Ratings are intended for user guidelines and are not tested.
 - For test and correlation purposes, ambient temperature is defined as the stabilized case temperature.
 - Parameter not tested, guaranteed by characterization.
 - Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V and output loading of the specified I_{OL}/I_{OH} and 100 pF load capacitance. Output timing reference is 1.5 V.
 - The internal write time of the memory is defined by the overlap of E₁ and E₂ active and W low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
 - The minimum limit is not tested and is included for design information only.
 - Parameter not tested, guaranteed by characterization using the load shown in B. under Switching Test Circuits.

*See the last page of this spec for Group A Subgroup Testing information.


SWITCHING WAVEFORMS (Cont'd.)



WF021790


Read Cycle (W HIGH)

SWITCHING WAVEFORMS



WF021770

Write Cycle 1




WF021780


Write Cycle 2 (\bar{G} LOW)

LOW V_{DD} DATA RETENTION CHARACTERISTICS over operating range unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Am99CS88		Am99C88		Am99CL88		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
V _{DRI}	V _{DD} for Data Retention	E ₁ ≥ V _{DD} - 0.2, E ₂ ≥ V _{DD} - 0.2 V or E ₂ ≤ 0.2 V			2.0		2.0		V
V _{DRI}		E ₂ ≤ 0.2 V	2.0		2.0		2.0		
I _{DDR1}	Data Retention Current	V _{DD} = 0.2 V, E ₁ ≥ V _{DD} - 0.2 V, E ₂ ≥ 0.2 V or E ₂ ≤ 0.2 V V _{DD} = 2.0 V, E ₂ ≤ 0.2 V		5000		1000		50	μA
I _{DDR2}				5000		1000		50	μA
t _{CDR}	Chip Deselect to Data Retention Time (Note 1)	See Waveform (Note 2)	0		0		0		ns
t _R	Operating Recovery Time (Note 1)		t _{RC}		t _{RC}		t _{RC}		ns



WF021800

Low V_{DD} Data Retention Waveform 1 (E₂ Controlled)

WF021811

Low V_{DD} Data Retention Waveform 2 (E₁ Controlled, E₂ ≥ V_{DD} - 0.2 V or E₂ ≤ 0.2 V)

- Notes:
1. Parameter not tested, guaranteed by design.
 2. Waveforms shown are not actual and may vary in use.

GROUP A SUBGROUP TESTING

DC CHARACTERISTICS

Parameter Symbol	Subgroups
I_{OH}	1, 2, 3
I_{OL}	1, 2, 3
V_{IH}	7, 8
V_{IL}	7, 8
I_{IX}	1, 2, 3
I_{OZ}	1, 2, 3
I_{DD}	1, 2, 3
I_{DD1}	1, 2, 3
I_{SB}	1, 2, 3
I_{SB1}	1, 2, 3
I_{SB2}	1, 2, 3

SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	TAVAX (t_{RC})	7, 8, 9, 10, 11	17	TE ₂ HWH (t_{CW})	7, 8, 9, 10, 11
2	TAVQV (t_{AA})	7, 8, 9, 10, 11	18	TAVWL (t_{AS})	7, 8, 9, 10, 11
3	TE ₁ LQV (t_{CE1})	7, 8, 9, 10, 11	19	TAVWH (t_{AW})	7, 8, 9, 10, 11
4	TE ₂ HQV (t_{CE2})	7, 8, 9, 10, 11	20	TWLWH (t_{WP})	7, 8, 9, 10, 11
5	TGLQV (t_{OE})	7, 8, 9, 10, 11	21	TWHAX (t_{WR1})	7, 8, 9, 10, 11
8	TGLQX (t_{OLZ})	7, 8, 9, 10, 11	22	TE ₂ LAX (t_{WR2})	7, 8, 9, 10, 11
12	TAXQX (t_{OH})	7, 8, 9, 10, 11	24	TWLQZ (t_{WHZ})	7, 8, 9, 10, 11
15	TAVAX (t_{WC})	7, 8, 9, 10, 11	25	TWHDX (t_{DH})	7, 8, 9, 10, 11
16	TE ₁ LWH (t_{CW})	7, 8, 9, 10, 11			

MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.