

Document Title

**512Kx8 Bit High Speed Static RAM(3.3V Operating).  
Operated at Commercial and Industrial Temperature Ranges.**



Revision History

<u>RevNo.</u>	<u>History</u>	<u>Draft Data</u>	<u>Remark</u>																													
Rev. 0.0	Initial release with Preliminary.	Feb. 12. 1999	Preliminary																													
Rev. 1.0	1.1 Removed Low power Version. 1.2 Removed Data Retention Characteristics. 1.3 Changed I <sub>SB1</sub> to 20mA	Mar. 29. 1999	Preliminary																													
Rev. 2.0	Relax D.C parameters.	Aug. 19. 1999	Preliminary																													
<table><tr><th colspan="2">Item</th><th>Previous</th><th>Current</th></tr><tr><td rowspan="3">I<sub>CC</sub></td><td>12ns</td><td>160mA</td><td>195mA</td></tr><tr><td>15ns</td><td>155mA</td><td>190mA</td></tr><tr><td>20ns</td><td>150mA</td><td>185mA</td></tr></table>				Item		Previous	Current	I <sub>CC</sub>	12ns	160mA	195mA	15ns	155mA	190mA	20ns	150mA	185mA															
Item		Previous	Current																													
I <sub>CC</sub>	12ns	160mA	195mA																													
	15ns	155mA	190mA																													
	20ns	150mA	185mA																													
Rev. 3.0	3.1 Delete Preliminary  3.2 Update D.C parameters and 10ns part.	Mar. 27. 2000	Final																													
<table><tr><th rowspan="2"></th><th colspan="3">Previous</th><th colspan="3">Current</th></tr><tr><th>I<sub>CC</sub></th><th>I<sub>SB</sub></th><th>I<sub>SB1</sub></th><th>I<sub>CC</sub></th><th>I<sub>SB</sub></th><th>I<sub>SB1</sub></th></tr><tr><td>10ns</td><td>-</td><td rowspan="4">70mA</td><td rowspan="4">20mA</td><td>155mA</td><td rowspan="4">60mA</td><td rowspan="4">10mA</td></tr><tr><td>12ns</td><td>195mA</td><td>145mA</td></tr><tr><td>15ns</td><td>190mA</td><td>135mA</td></tr><tr><td>20ns</td><td>185mA</td><td>125mA</td></tr></table>					Previous			Current			I <sub>CC</sub>	I <sub>SB</sub>	I <sub>SB1</sub>	I <sub>CC</sub>	I <sub>SB</sub>	I <sub>SB1</sub>	10ns	-	70mA	20mA	155mA	60mA	10mA	12ns	195mA	145mA	15ns	190mA	135mA	20ns	185mA	125mA
	Previous				Current																											
	I <sub>CC</sub>	I <sub>SB</sub>	I <sub>SB1</sub>	I <sub>CC</sub>	I <sub>SB</sub>	I <sub>SB1</sub>																										
10ns	-	70mA	20mA	155mA	60mA	10mA																										
12ns	195mA			145mA																												
15ns	190mA			135mA																												
20ns	185mA			125mA																												
Rev. 4.0	Add Low Power-Ver.	Apr. 24. 2000	Final																													

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.

Rev 4.0  
April 2000

## PIN CONFIGURATION (Top View)



## PIN FUNCTION

Pin Name	Pin Function
A0 - A18	Address Inputs
$\overline{\text{WE}}$	Write Enable
$\overline{\text{CS}}$	Chip Select
$\overline{\text{OE}}$	Output Enable
I/O1 ~ I/O8	Data Inputs/Outputs
Vcc	Power(+3.3V)
Vss	Ground
N.C	No Connection

## ABSOLUTE MAXIMUM RATINGS\*

Parameter		Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss		V <sub>IN</sub> , V <sub>OUT</sub>	-0.5 to 4.6	V
Voltage on Vcc Supply Relative to Vss		V <sub>CC</sub>	-0.5 to 4.6	V
Power Dissipation		P <sub>D</sub>	1.0	W
Storage Temperature		T <sub>STG</sub>	-65 to 150	°C
Operating Temperature	Commercial	T <sub>A</sub>	0 to 70	°C
	Industrial	T <sub>A</sub>	-40 to 85	°C

\* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS\***( $T_A=0$  to  $70^\circ\text{C}$ )

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	3.0	3.3	3.6	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.0	-	V <sub>CC</sub> +0.3***	V
Input Low Voltage	V <sub>IL</sub>	-0.3**	-	0.8	V

\* The above parameters are also guaranteed at industrial temperature range.

\*\* V<sub>IL</sub>(Min) = -2.0V a.c(Pulse Width ≤ 8ns) for I ≤ 20mA.

\*\*\* V<sub>IH</sub>(Max) = V<sub>CC</sub> + 2.0V a.c (Pulse Width ≤ 8ns) for I ≤ 20mA

**DC AND OPERATING CHARACTERISTICS\***( $T_A=0$  to  $70^\circ\text{C}$ , V<sub>CC</sub>=3.3±0.3V, unless otherwise specified)

Parameter	Symbol	Test Conditions			Min	Max	Unit
Input Leakage Current	I <sub>LI</sub>	V <sub>IN</sub> =V <sub>SS</sub> to V <sub>CC</sub>			-2	2	μA
Output Leakage Current	I <sub>LO</sub>	CS=V <sub>IH</sub> or OE=V <sub>IH</sub> or WE=V <sub>IL</sub> V <sub>OUT</sub> =V <sub>SS</sub> to V <sub>CC</sub>			-2	2	μA
Operating Current	I <sub>CC</sub>	Min. Cycle, 100% Duty CS=V <sub>IL</sub> , V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OUT</sub> =0mA	Com.	10ns	-	155	mA
				12ns	-	145	
				15ns	-	135	
				20ns	-	125	
			Ind.	10ns	-	170	
				12ns	-	160	
				15ns	-	150	
				20ns	-	140	
Standby Current	I <sub>SB</sub>	Min. Cycle, CS=V <sub>IH</sub>			-	60	mA
	I <sub>SB1</sub>	f=0MHz, CS≥V <sub>CC</sub> -0.2V, V <sub>IN</sub> ≥V <sub>CC</sub> -0.2V or V <sub>IN</sub> ≤0.2V		Normal	-	10	
				L-Ver.	-	1.2	
Output Low Voltage Level	V <sub>OL</sub>	I <sub>OL</sub> =8mA			-	0.4	V
Output High Voltage Level	V <sub>OH</sub>	I <sub>OH</sub> =-4mA			2.4	-	V

\* The above parameters are also guaranteed at industrial temperature range.

**CAPACITANCE\***( $T_A=25^\circ\text{C}$ , f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> =0V	-	8	pF
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0V	-	7	pF

\* Capacitance is sampled and not 100% tested.


## AC CHARACTERISTICS (T<sub>A</sub>=0 to 70°C, V<sub>CC</sub>=3.3±0.3V, unless otherwise noted.)

### TEST CONDITIONS\*

Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below


\*The above test conditions are also applied at industrial temperature range.

### Output Loads(A)



### Output Loads(B)

for t<sub>HZ</sub>, t<sub>LZ</sub>, t<sub>WHZ</sub>, t<sub>OW</sub>, t<sub>OLZ</sub> & t<sub>OHZ</sub>



\* Capacitive Load consists of all components of the test environment.

\* Including Scope and Jig Capacitance

### READ CYCLE\*

Parameter	Symbol	K6R4008V1C-10		K6R4008V1C-12		K6R4008V1C-15		K6R4008V1C-20		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	t <sub>RC</sub>	10	-	12	-	15	-	20	-	ns
Address Access Time	t <sub>AA</sub>	-	10	-	12	-	15	-	20	ns
Chip Select to Output	t <sub>CO</sub>	-	10	-	12	-	15	-	20	ns
Output Enable to Valid Output	t <sub>OE</sub>	-	5	-	6	-	7	-	9	ns
Chip Enable to Low-Z Output	t <sub>LZ</sub>	3	-	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	t <sub>OLZ</sub>	0	-	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	t <sub>HZ</sub>	0	5	0	6	0	7	0	9	ns
Output Disable to High-Z Output	t <sub>OHZ</sub>	0	5	0	6	0	7	0	9	ns
Output Hold from Address	t <sub>OH</sub>	3	-	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	t <sub>PU</sub>	0	-	0	-	0	-	0	-	ns
Chip Selection to Power Down-	t <sub>PD</sub>	-	10	-	12	-	15	-	20	ns



\* The above parameters are also guaranteed at industrial temperature range.

## WRITE CYCLE\*

Parameter	Symbol	K6R4008V1C-10		K6R4008V1C-12		K6R4008V1C-15		K6R4008V1C-20		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	tWC	10	-	12	-	15	-	20	-	ns
Chip Select to End of Write	tCW	7	-	8	-	10	-	12	-	ns
Address Set-up Time	tAS	0	-	0	-	0	-	0	-	ns
Address Valid to End of	tAW	7	-	8	-	10	-	12	-	ns
Write Pulse Width( $\overline{OE}$ High)	tWP	7	-	8	-	10	-	12	-	ns
Write Pulse Width( $\overline{OE}$ Low)	tWP1	10	-	12	-	15	-	20	-	ns
Write Recovery Time	tWR	0	-	0	-	0	-	0	-	ns
Write to Output High-Z	tWHZ	0	5	0	6	0	7	0	9	ns
Data to Write Time Overlap	tdW	5	-	6	-	7	-	9	-	ns
Data Hold from Write Time	tdH	0	-	0	-	0	-	0	-	ns
End Write to Output Low-Z	tOW	3	-	3	-	3	-	3	-	ns




\* The above parameters are also guaranteed at industrial temperature range.

## TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled,  $\overline{CS}=\overline{OE}=V_{IL}$ ,  $\overline{WE}=V_{IH}$ )TIMING WAVEFORM OF READ CYCLE(2) ( $\overline{WE}=V_{IH}$ )

## NOTES(WRITE CYCLE)

- $\overline{WE}$  is high for read cycle.
- All read cycle timing is referenced from the last valid address to the first transition address.
- tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to  $V_{OH}$  or  $V_{OL}$  levels.
- At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device.
- Transition is measured  $\pm 200\text{mV}$  from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- Device is continuously selected with  $\overline{CS}=V_{IL}$ .
- Address valid prior to coincident with  $\overline{CS}$  transition low.
- For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) ( $\overline{OE}$ = Clock)TIMING WAVEFORM OF WRITE CYCLE(2) ( $\overline{OE}$ =Low Fixed)TIMING WAVEFORM OF WRITE CYCLE(3) ( $\overline{CS}$  = Controlled)

## NOTES(WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low CS and WE. A write begins at the latest transition CS going low and WE going low ; A write ends at the earliest transition CS going high or WE going high.  $t_{WP}$  is measured from the beginning of write to the end of write.
3.  $t_{CW}$  is measured from the later of CS going low to end of write.
4.  $t_{AS}$  is measured from the address valid to the beginning of write.
5.  $t_{WR}$  is measured from the end of write to the address change.  $t_{WR}$  applied in case a write ends as CS or WE going high.
6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
9. DOUT is the read data of the new address.
10. When CS is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

## FUNCTIONAL DESCRIPTION

CS	WE	OE	Mode	I/O Pin	Supply Current
H	X	X*	Not Select	High-Z	$I_{SB}$ , $I_{SB1}$
L	H	H	Output Disable	High-Z	$I_{CC}$
L	H	L	Read	DOUT	$I_{CC}$
L	L	X	Write	DIN	$I_{CC}$

\* X means Don't Care.


DATA RETENTION CHARACTERISTICS\*( $T_A=0$  to  $70^{\circ}\text{C}$ )

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Vcc for Data Retention	VDR	$\overline{\text{CS}} \geq V_{CC} - 0.2\text{V}$	2.0	-	3.6	V
Data Retention Current	IDR	$V_{CC}=3.0\text{V}$ , $\overline{\text{CS}} \geq V_{CC} - 0.2\text{V}$ $V_{IN} \geq V_{CC} - 0.2\text{V}$ or $V_{IN} \leq 0.2\text{V}$	-	-	1.0	mA
		$V_{CC}=2.0\text{V}$ , $\overline{\text{CS}} \geq V_{CC} - 0.2\text{V}$ $V_{IN} \geq V_{CC} - 0.2\text{V}$ or $V_{IN} \leq 0.2\text{V}$	-	-	0.7	
Data Retention Set-Up Time	tSDR	See Data Retention Wave form(below)	0	-	-	ns
Recovery Time	tRDR		5	-	-	ms

\* The above parameters are also guaranteed at industrial temperature range.  
Data Retention Characteristic is for L-ver only.

## DATA RETENTION WAVE FORM

$\overline{\text{CS}}$  controlled






## PACKAGE DIMENSIONS

Units: millimeters/Inches

### 36-SOJ-400



### 44-TSOP2-400BF

Units: millimeters/Inches

