256K x 4 Bit (With OE)High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 20,25,35 ns(Max.)
- · Low Power Dissipation

Standby (TTL) : 40 mA(Max.)

(CMOS): 2 mA(Max.)

Operating KM641001-20: 150 mA(Max.)

KM641001-25 : 130 mA(Max.)

KM641001-35: 110 mA(Max.)

- Single 5V±10% Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation

-No Clock or Refresh required

- Three State Outputs
- · Standard Pin Configuration

KM641001P: 28-DIP-400 KM641001J: 28-SOJ-400B

GENERAL DESCRIPTION

The KM641001 is a 1,048,576-bit high-speed Static Random Access Memory organized as 262,144 words by 4 bits.


The KM641001 uses four common input and output lines and has an output enable pin which operates faster than address access time at read cycle.

The device is fabricated using Samsung's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.

The KM641001 is packaged in a 400 mil 28-pin plastic DIP or SOJ.

FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATION (TOP VIEW)



A0 T O A1 2 3 A3 4 A4 5 A5 6 A6 7 DIP/SOJ A7 B A8 9 10 A10 11 C5 12 UE 13 VSS 14	28 27 26 25 24 23 22 21 20 16 15	VCC A17 A16 A15 A14 A19 A11 N.C I/O4 I/O3 I/O2 I/O1 WE
A0 10 CS 12 CE 13	19 18 17 16	I/O4 I/O3 I/O2 I/O1

Pin Name	Pin Function
A0-A17	Address Inputs
WE	Write Enable
CS	Chip Select
<u>OE</u>	Output Enable
I/O1~I/O4	Data Inputs / Outputs
Vcc	Power (+5V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	Vin,out	-0.5 to 7.0	٧
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation	Po	1.0	W
Storage Temperature	Tstg	-65 to 150	°C
Operating Temperature	TA	0 to 70	°C

^{*} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (TA=0 to 70 °C)

Item	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	ViH	2.2	-	Vcc+0.5**	V .
Input Low Voltage	ViL	-0.5 *	•	0.8	V

^{*} VIL(Min.)= -2.0V ac (Pulse Width≤10 ns) for I≤20 mA

DC AND OPERATING CHARACTERISTICS

(TA=0 to 70 °C, Vcc=5V±10%, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	lu	Vin=Vss to Vcc	-2	2	μА	
Output Leakage Current	lLO	CS=VIH or OE=VIH or WI	-2	2	μА	
Average Operating Current	Icc	Min. Cycle, 100% Duty	20 ns	•	150	mA
		CS=VIL, lout=0 mA,	25 ns	•	130	1
		VIN = VIH of VIL	35 ns	-	110	1
Standby Power Supply Current	Isa	СS=Vıн, Miп. Cycle		•	40	mA
	ISB1	CS≥Vcc-0.2V, f=0 MHz		-	2	mA
		Vin ≥ Vcc-0.2V or Vin≤0.2	2V			,
Output Low Voltage	Vol	IoL=8 mA		•	0.4	V
Output High Voltage	Vон	loн=-4 mA	IOH=-4 mA			V

CAPACITANCE *(f=1MHz, Ta=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	Cin	Vin=0V	-	7	pF
Input/Output Capacitance	Ci/o	Vi/0=0V	-	7	pF

^{*} Note: Capacitance is sampled and not 100% tested.




[&]quot; VIH(Min.)= VCC+2.0V ac (Pulse Width≤10 ns) for I≤20 mA

AC CHARACTERISTICS

TEST CONDITIONS

(TA=0 to 70 °C, Vcc=5V±10%, unless otherwise specified.)

Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing	1.5V
Reference Levels	
Output Load	See below



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM641001-20		KM641001-25		KM641001-35		Unit
		Min.	Max.	Min.	Max.	Min.	Мах.	1
Read Cycle Time	trac .	20	-	25	-	35	-	ns
Address Access Time	taa	-	20	•	25	-	35	ns
Chip Select to Output	tco	-	20		25	-	35	ns
Output Enable to Output	toE		10	-	13	-	15	ns
Output Enable to Low-Z Output	tız	0	-	0	•	0	-	ns
Chip E nable to Low-Z Output	toLZ	0	. • • .	0	-	0	-	ns
Output Disable to High-Z Output	tHZ	0	12	0 - 14	15	0	15	ns
Chip Disable to High-Z Output	tonz	0	8	0	10	0	15	ns
Output Hold from Address Change	tон	3	-	5	-	5	-	ns
Chip Select to Power Up Time	tPU	0		0	25	0	-	ns
Chip Deselect Power Down Time	tPD	-	20	- 1		_	35	ns


WRITE CYCLE

Parameter	Symbol	KM641001-20		KM641001-25		KM641001-35		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	┦~;;;
Write Cycle Time	twc	20	-	25	-	35	-	ns
Chip Select to End of Write	tcw	17	-	20	-	30	-	ns
Address Set-up Time	tas	0		~ O	-	0	 	ns
Address Valid to End of Write	taw	17	-	20	-	30	 	ns
Write Pulse Width(OE High)	twp	15	-	20	-	25	<u> </u>	ns
Write Recovery Time	twn	2	-	3	-	3		ns
Write to Output High-Z	twnz	0	8	0	10	0	12	ns
Data to Write Time Overlap	tow	12	-	15		20	- '-	ns
Data Hold from Write Time	ton	0	-	0	-	0		ns
End Write to Output Low-Z	tow	0	-	0		0		ns


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)

(CS=OE=VIL, WE=VIH)




TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES (READ CYCLE)

- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tнz and toнz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to Voн or VoL levels.
- 4. At any given temperature and voltage condition, thz(max.) is less than tLz(min.) both for a given device and from device to device.
- Transition is measured ±200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with CS =VIL
- 7. Address valid prior to coincident with CS transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (OE Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (OE Low Fixed)



NOTES (WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- A write occurs during the overlap of a low CS and a low WE. A write begins at the latest transition among CS
 going low and WE going low: A write ends at the earliest transition among CS going high and WE going high.
 twp is measured from the beginning of write to the end of write.
- 3. tow is measured from the later of CS going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twn is measured from the end of write to the address change, twn applied in case a write ends as CS, or WE going high.
- 6. If OE CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur
- For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If CS goes low simultaneously with WE going low or after WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When CS is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

<u>cs</u>	WE	OE	Mode	I/O Pin	Supply Current
н	X*	X	Not Select	High-Z	ISB, ISB1
L_	н	Н	Output Disable	High-Z	lcc
L	н	L	Read	D оит	Icc
L	L	X	Write	Din	lcc

Note: X means Don't Care.