

256K x 4 Bit (With \overline{OE}) High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 20,25,35 ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 40 mA(Max.)
 - (CMOS): 2 mA(Max.)
 - Operating KM641001-20 : 150 mA(Max.)
 - KM641001-25 : 130 mA(Max.)
 - KM641001-35 : 110 mA(Max.)
- Single 5V±10% Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Standard Pin Configuration
 - KM641001P: 28-DIP-400
 - KM641001J: 28-SOJ-400B

GENERAL DESCRIPTION


The KM641001 is a 1,048,576-bit high-speed Static Random Access Memory organized as 262,144 words by 4 bits.

The KM641001 uses four common input and output lines and has an output enable pin which operates faster than address access time at read cycle.


The device is fabricated using Samsung's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.

The KM641001 is packaged in a 400 mil 28-pin plastic DIP or SOJ.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION(TOP VIEW)



Pin Name	Pin Function
A0-A17	Address Inputs
WE	Write Enable
\overline{CS}	Chip Select
\overline{OE}	Output Enable
I/O1~I/O4	Data Inputs / Outputs
VCC	Power (+5V)
VSS	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	V _{CC}	-0.5 to 7.0	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	V _{CC} +0.5**	V
Input Low Voltage	V _{IL}	-0.5 *	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I_s≤20 mA

** V_{IH}(Min.)= V_{CC}+2.0V ac (Pulse Width≤10 ns) for I_s≤20 mA

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70 °C, V_{CC}=5V±10%, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	I _I	V _{IN} =V _{SS} to V _{CC}	-2	2	μA	
Output Leakage Current	I _O	C _S =V _{IH} or OE=V _{IH} or WE=V _{IL} , V _{OUT} =V _{SS} to V _{CC}	-2	2	μA	
Average Operating Current	I _{CC}	Min. Cycle, 100% Duty C _S =V _{IL} , I _{OUT} =0 mA, V _{IN} = V _{IH} or V _{IL}	20 ns	-	150	mA
			25 ns	-	130	
			35 ns	-	110	
Standby Power Supply Current	I _{SB}	C _S =V _{IH} , Min. Cycle	-	40	mA	
	I _{SB1}	C _S ≥V _{CC} -0.2V, f=0 MHz V _{IN} ≥ V _{CC} -0.2V or V _{IN} ≤0.2V	-	2	mA	
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V	

CAPACITANCE * (f=1MHz, T_A=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	7	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	7	pF


* Note: Capacitance is sampled and not 100% tested.

AC CHARACTERISTICS

TEST CONDITIONS

(TA=0 to 70 °C, VCC=5V±10%, unless otherwise specified.)

Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing	1.5V
Reference Levels	
Output Load	See below



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM641001-20		KM641001-25		KM641001-35		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	t _{RC}	20	-	25	-	35	-	ns
Address Access Time	t _{AA}	-	20	-	25	-	35	ns
Chip Select to Output	t _{CO}	-	20	-	25	-	35	ns
Output Enable to Output	t _{OE}	-	10	-	13	-	15	ns
Output Enable to Low-Z Output	t _{LZ}	0	-	0	-	0	-	ns
Chip E nable to Low-Z Output	t _{OLZ}	0	-	0	-	0	-	ns
Output Disable to High-Z Output	t _{HZ}	0	12	0	15	0	15	ns
Chip Disable to High-Z Output	t _{OHZ}	0	8	0	10	0	15	ns
Output Hold from Address Change	t _{OH}	3	-	5	-	5	-	ns
Chip Select to Power Up Time	t _{PU}	0	-	0	25	0	-	ns
Chip Deselect Power Down Time	t _{PD}	-	20	-	-	-	35	ns

WRITE CYCLE


Parameter	Symbol	KM641001-20		KM641001-25		KM641001-35		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	twc	20	-	25	-	35	-	ns
Chip Select to End of Write	tcw	17	-	20	-	30	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	17	-	20	-	30	-	ns
Write Pulse Width(OE High)	twp	15	-	20	-	25	-	ns
Write Recovery Time	twr	2	-	3	-	3	-	ns
Write to Output High-Z	twhz	0	8	0	10	0	12	ns
Data to Write Time Overlap	tdw	12	-	15	-	20	-	ns
Data Hold from Write Time	tdh	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	0	-	0	-	0	-	ns

2


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)

(CS=OE=V_{IL}, WE=V_{IH})




TIMING WAVEFORM OF READ CYCLE(2) (WE=V_{IH})




NOTES (READ CYCLE)

1. WE is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. thz and toHZ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, thz(max.) is less than tLZ(min.) both for a given device and from device to device.
5. Transition is measured ±200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with CS = V_{IL}.
7. Address valid prior to coincident with CS transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (OE Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (\overline{OE} Low Fixed)



2

NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . A write begins at the latest transition among \overline{CS} going low and \overline{WE} going low. A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
3. t_{CW} is measured from the later of \overline{CS} going low to end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} , or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state.
9. Dout is the read data of the new address.
10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{WE}	\overline{OE}	Mode	I/O Pin	Supply Current
H	X*	X	Not Select	High-Z	I_{SB}, I_{SB1}
L	H	H	Output Disable	High-Z	I_{CC}
L	H	L	Read	DOUT	I_{CC}
L	L	X	Write	DIN	I_{CC}

Note : X means Don't Care.