

# MM54C175/MM74C175 Quad D Flip-Flop

### **General Description**

The MM54C175/MM74C175 consists of four positive-edge triggered D type flip-flops implemented with monolithic CMOS technology. Both are true and complemented outputs from each flip-flop are externally available. All four flip-flops are controlled by a common clock and a common clear. Information at the D inputs meeting the set-up time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. The clearing operation, enabled by a negative pulse at Clear input, clears all four Q outputs to logical "0" and Q's to logical "1".

All inputs are protected from static discharge by diode clamps to  $V_{\rm CC}$  and GND.

### **Features**

- Wide supply voltage range
- Guaranteed noise margin
- High noise immunity
- Low power TTL compatibility


3V to 15V 1.0V

0.45 V<sub>CC</sub> (typ.)

Fan out of 2 driving 74L

# Connection Diagram & Truth Table

#### **Dual-In-Line Package**



TL/F/5900-1

## Order Number MM54C175\* or MM74C175\*

#### Each Flip-Flop

Inputs		Outputs		
Clear	Clock	D	a	Q
	Х	Х	L	Н
н	Ť	lн	) н	L
H	l ∱	L	L	H
H	НÀ	X	NC NC	NC
H	L	X	NC	NC_

H = High level

L = Low level

X = Irrelevant

↑ = Transition from low to high level

NC = No change

<sup>\*</sup>Please look into Section 8, Appendix D for availability of various package types.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/
Distributors for availability and specifications.

Voltage at Any Pin

 $-0.3 \mbox{V to V}_{\mbox{\footnotesize CC}} + 0.3 \mbox{V}$ 

Operating Temperature Range MM54C175 MM74C175

-55°C to +125°C -40°C to +85°C Storage Temperature Range Power Dissipation (PD)

Dual-In-Line Small Outline Operating V<sub>CC</sub> Range

Absolute Maximum V<sub>CC</sub>

Lead Temperature (Soldering, 10 seconds) -65°C to +150°C

700 mW

500 mW 3V to 15V

260°C

18V

# DC Electrical Characteristics Min/Max limits apply across temperature range unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	
CMOS TO C	MOS			Тур	мах	Unite
V <sub>IN(1)</sub>	Logical "1" Input Voltage	V <sub>CC</sub> = 5V V <sub>CC</sub> = 10V	3.5 8.0			V
V <sub>IN(0)</sub>	Logical "0" Input Voltage	V <sub>CC</sub> = 5V V <sub>CC</sub> = 10V	0.0		1.5	V
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	$V_{CC} = 5V, I_{O} = -10 \mu A$ $V_{CC} = 10V, I_{O} = -10 \mu A$	4.5 9.0		2.0	
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	$V_{CC} = 5V$ , $I_{O} = 10 \mu A$ $V_{CC} = 10V$ , $I_{O} = 10 \mu A$	0.0		0.5	
IN(1)	Logical "1" Input Current	V <sub>CC</sub> = 15V, V <sub>IN</sub> = 15V	<del>                                     </del>	0.005	1.0	
I <sub>IN(0)</sub>	Logical "0" Input Current	V <sub>CC</sub> = 15V, V <sub>IN</sub> = 0V	-1.0	-0.005	1.0	μΑ
lcc	Supply Current	V <sub>CC</sub> = 15V	1.0			μA
MOS/LPT1	L INTERFACE		<u> </u>	0.05	300	μΑ
V <sub>IN(1)</sub>	Logical "1" Input Voltage	54C, V <sub>CC</sub> = 4.5V 74C, V <sub>CC</sub> = 4.75V	V <sub>CC</sub> - 1.5 V <sub>CC</sub> - 1.5			
V <sub>IN(0)</sub>	Logical "0" Input Voltage	54C, V <sub>CC</sub> = 4.5V 74C, V <sub>CC</sub> = 4.75V	100		0.8	
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	54C, $V_{CC} = 4.5V$ , $I_{O} = -360 \mu A$ 74C, $V_{CC} = 4.75V$ , $I_{O} = -360 \mu A$	2.4 2.4	-	0.0	
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	54C, $V_{CC} = 4.5V$ , $I_{O} = 360 \mu A$ 74C, $V_{CC} = 4.75V$ , $I_{O} = 360 \mu A$			0.4	V
UTPUT DRI	VE (See 54C/74C Family Char	acteristics Data Sheet) (Short Circuit	Current)		0.4	
SOURCE	Output Source Current (P-Channel)	V <sub>CC</sub> = 5V, T <sub>A</sub> = 25°C, V <sub>OUT</sub> = 0V	-1.75	-3.3		mA
SOURCE	Output Source Current (P-Channel)	V <sub>CC</sub> = 10V, T <sub>A</sub> = 25°C, V <sub>OUT</sub> = 0V	-8.0	-15		mA
Isink	Output Sink Current (N-Channel)	V <sub>CC</sub> = 5V, T <sub>A</sub> = 25°C, V <sub>OUT</sub> = V <sub>CC</sub>	1.75	3.6		mA
<sup>l</sup> sink	Output Sink Current (N-Channel)	V <sub>CC</sub> = 10V, T <sub>A</sub> = 25°C, V <sub>OUT</sub> = V <sub>CC</sub>	8.0	16		mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Symbol	etrical Characteristics* TA	Conditions	Min	Тур	Max	Units
t <sub>pd</sub>	Propagation Delay Time to a Logical "0" or Logical "1" from Clock to Q or Q	V <sub>CC</sub> = 5V V <sub>CC</sub> = 10V		190 75	300 110	ns ns
l <sub>pd</sub>	Propagation Delay Time to a Logical "0" from Clear to Q	$V_{CC} = 5V$ $V_{CC} = 10V$		180 70	300 110	ns ns
l <sub>pd</sub>	Propagation Delay Time to a Logical "1" from Clear to Q	$V_{CC} = 5V$ $V_{CC} = 10V$		230 90	400 150	ns ns
ts	Time Prior to Clock Pulse that Data Must be Present	$V_{CC} = 5V$ $V_{CC} = 10V$	100 40	45 16		ns ns
t <sub>H</sub>	Time After Clock Pulse that Data Must be Held	V <sub>CC</sub> = 5V V <sub>CC</sub> = 10V	0 0	-11 -4		ns ns
tw	Minimum Clock Pulse Width	V <sub>CC</sub> = 5.0V V <sub>CC</sub> = 10V		130 45	250 100	ns ns
tw	Minimum Clear Pulse Width	V <sub>CC</sub> = 5.0V V <sub>CC</sub> = 10V		120 45	250 100	ns ns
t <sub>r</sub>	Maximum Clock Rise Time	V <sub>CC</sub> = 5V V <sub>CC</sub> = 10V	15 5.0	450 125		μs μs
t <sub>f</sub>	Maximum Clock Fall Time	V <sub>CC</sub> = 5V V <sub>CC</sub> = 10V	15 5.0	50 50		μs μs
f <sub>MAX</sub>	Maximum Clock Frequency	V <sub>CC</sub> = 5V V <sub>CC</sub> = 10V	2.0 5.0	3.5 10		MH2 MH2
C <sub>IN</sub>	Input Capacitance	Clear Input (Note 2) Any Other Input		10 5.0		pF pF
C <sub>PD</sub>	Power Dissipation Capacitance	Per Package (Note 3)		130		pF


<sup>\*</sup>AC Parameters are guaranteed by DC correlated testing.

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Capacitance is guaranteed by periodic testing.

Note 3: CPD determines the no load AC power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics Application Note

# **Switching Time Waveforms**



6-100

TL/F/5900-6

