INTEGRATED CIRCUITS

DATA SHEET

74F258A

Quad 2-line to 1-line selector/multiplexer, inverting (3-State)

Product specification

1996 Jan 05

IC15 Data Handbook





Quad 2-line to 1-line selector/multiplexer, inverting (3-State)

74F258A

FEATURES


- Multifunction capability
- Non-inverting data path
- 3-State outputs
- See 74F257A for non-inverting version

DESCRIPTION

The 74F258A has four identical 2-input multiplexers with 3-State outputs which select 4 bits of data from two sources under control of a common Select (S) input. The I_{0n} inputs are selected when the Select input is Low and the I_{1n} inputs are selected when the Select input is High. Data appears at the outputs in inverted form.

The 74F258A is the logical implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic level supplied to the Select input. Outputs are forced to a High impedance "off" state when the Output Enable input (\overline{OE}) is High. All but one device must be in the High impedance state to avoid currents that would exceed the maximum ratings if outputs are tied together. Design of the output signals must ensure that there is no overlap when outputs of 3-State devices are tied together.

PIN CONFIGURATION



	TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
I	74F258A	3.5ns	14mA

ORDERING INFORMATION

DESCRIPTION	ORDER CODE	
DESCRIPTION	COMMERCIAL RANGE V_{CC} = 5V ±10%, T_{amb} = 0°C to +70°C	PKG. DWG.#
16-pin plastic DIP	N74F258AN	SOT38-4
16-pin plastic SO	N74F258AD	SOT109-1


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
I _{0n} , I _{1n}	Data inputs	1.0/1.0	20μA/0.6mA
S	Common select input	1.0/1.0	20μA/0.6mA
ŌĒ	Output Enable input (active Low)	1.0/1.0	20μA/0.6mA
\overline{Y}_a - \overline{Y}_d	Data outputs	150/40	3.0mA/24mA


NOTE:

One (1.0) FAST Unit Load is defined as: $20\mu A$ in the High state and 0.6mA in the Low state.

LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



Quad 2-line to 1-line selector/multiplexer, inverting (3-State)

74F258A

LOGIC DIAGRAM



FUNCTION TABLE

	INP	UTS		OUTPUT
ŌĒ	S	I ₀	I ₁	Y
Н	Х	Х	Х	Z
L	Н	Х	L	Н
L	Н	Х	Н	L
L	L	L	Х	Н
L	L	Н	X	L

H = High voltage level
L = Low voltage level

X = Don't care Z = High impedance "off" state

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	–0.5 to V _{CC}	V
I _{OUT}	Current applied to output in Low output state	48	mA
T _{amb}	Operating free-air temperature range	0 to +70	°C
T _{stg}	Storage temperature range	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER		UNIT			
STWIBUL	PARAMETER	MIN	NOM	MAX	CINIT	
V _{CC}	Supply voltage	4.5	5.0	5.5	٧	
V _{IH}	High-level input voltage	2.0			V	
V _{IL}	Low-level input voltage			0.8	V	
I _{IK}	Input clamp current			-18	mA	
I _{OH}	High-level output current			-3	mA	
I _{OL}	Low-level output current			24	mA	
T _{amb}	Operating free-air temperature range	0		70	°C	

1996 Jan 05

Quad 2-line to 1-line selector/multiplexer, inverting (3-State)

74F258A

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER			TEST			LIMITS		UNIT
STWIBOL	PARAMETER		CONDITIONS ¹	MIN	TYP ²	MAX	UNIT		
V _{OH}	High-level output voltage		V _{CC} = MIN, V	IL = MAX,	2.4			V	
			V _{IH} = MIN, I _O	L = MAX	±5%V _{CC}	2.7	3.3		V
V _{OL}	Low-level output voltage		V _{CC} = MIN, V	IL = MAX,	±10%V _{CC}		0.30	0.50	V
			V _{IH} = MIN, I _O	L = MAX	±5%V _{CC}		0.35	0.50	V
V_{IK}	Input clamp voltage		$V_{CC} = MIN, I_I$	= I _{IK}			-0.73	-1.2	V
I _I	Input current at maximum input voltage	V _{CC} = MAX, \	V _I = 7.0V			100	μΑ		
I _{IH}	High-level input current		V _{CC} = MAX, V	$V_1 = 2.7V$			20	μΑ	
$I_{\rm IL}$	Low-level input current		V _{CC} = MAX, \	√ _I = 0.5V			-0.6	mA	
I _{OZH}	Off-state output current, High-level voltage	applied	V _{CC} = MAX, V	√ _O = 2.7V			50	μΑ	
I _{OZL}	Off-state output current, High-level voltage	applied	V _{CC} = MAX, V	√ _O = 0.5V				-50	μΑ
I _{OS}	Short-circuit output current ³		V _{CC} = MAX			-60		-150	mA
			I _{1n} =4.5V, OE =I _{0n} =S=GND			8.5	11.5	mA	
I _{CC}	Supply current (total)	I _{CCL}	V _{CC} = MAX	I _{1n} =S=4.5V, OE :	=I _{0n} =GND		17	23	mA
		I _{CCZ}		I _{1n} = OE =4.5V,I _{0n}	=S=GND		16	22	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at V_{CC} = 5V, T_{amb} = 25°C.

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	v	_{amb} = +25° ′ _{CC} = +5.0 60pF, R _L =	V	$T_{amb} = -55^{\circ}$ $V_{CC} = +5.$ $C_{L} = 50pF,$	UNIT	
			MIN	TYP	MAX	MIN	MAX	
t _{PLH} t _{PHL}	Propagation delay I_n to \overline{Y}_n	Waveform 1	3.0 1.0	4.5 2.5	6.0 4.0	2.5 1.0	7.0 4.5	ns ns
t _{PLH} t _{PHL}	Propagation delay S to \overline{Y}_n	Waveform 2	3.5 2.5	6.5 6.0	8.0 8.0	3.5 2.5	9.0 9.0	ns ns
t _{PZH} t _{PZL}	The state of the s		4.0 4.0	6.0 5.5	7.5 7.5	3.5 3.5	8.5 8.5	ns ns
t _{PHZ} t _{PLZ}	Output disable time from High or Low level	Waveform 3 Waveform 4	2.0 2.0	3.5 3.5	5.5 5.5	2.0 2.0	6.5 6.0	ns ns

1996 Jan 05


^{3.} Not more than one output should be shorted at a time. For testing I_{OS}, the use of High-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

Quad 2-line to 1-line selector/multiplexer, inverting (3-State)


74F258A

AC WAVEFORMS


For all waveforms, $V_M = 1.5V$.




Waveform 1. Propagation Delay Data and Select to Output



Waveform 2. Propagation Delay Select to Output




Waveform 3. 3-State Output Enable Time to High Level and Output Disable Time from High Level



Waveform 4. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

TEST CIRCUIT AND WAVEFORM



DEFINITIONS:

 t_{PZL}

All other

R_L = Load resistor;

see AC electrical characteristics for value.

closed

open

 $\begin{array}{ll} C_L &=& Load \ capacitance \ includes \ jig \ and \ probe \ capacitance; \\ & see \ AC \ electrical \ characteristics \ for \ value. \end{array}$

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

family	INP	INPUT PULSE REQUIREMENTS										
family	amplitude	V _M	rep. rate	t _w	t _{TLH}	t _{THL}						
74F	74F 3.0V		1MHz	500ns	2.5ns	2.5ns						

SF00777


1996 Jan 05 5

Quad 2-line to 1-line selector/multiplexer, inverting (3-State)

74F258A

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	b ₂	c	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	Мн	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.030

scale

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT38-4					□ •	92-11-17 95-01-14	


1996 Jan 05 6

Quad 2-line to 1-line selector/multiplexer, inverting (3-State)

74F258A

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	bp	c	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.39 0.38	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT109-1	076E07S	MS-012AC				-95-01-23 97-05-22

1996 Jan 05 7

Quad 2-line to 1-line selector/multiplexer, inverting (3-State)

74F258A

DEFINITIONS							
Data Sheet Identification	Product Status	Definition					
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.					
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.					
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.					

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.


Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 Philips Semiconductors and Philips Electronics North America Corporation register eligible circuits under the Semiconductor Chip Protection Act.

© Copyright Philips Electronics North America Corporation 1996

All rights reserved. Printed in U.S.A.

(print code) Date of release: July 1994

Document order number: 9397-750-05108



□ Features

- Multifunction capability
- Non-inverting data path
- 3-State outputs
- See 74F257A for non-inverting version

Applications

- AN202_1: Testing and specifying FAST logic (date 01-Jun-87)
- AN2021_1: Thermal considerations for FAST logic products (date 13-Mar-95)
- AN203_2: Test Fixtures for High Speed Logic (date 02-Apr-98)
- AN216 2: Arbitration in shared resource systems (date 18-Jul-88)

Datasheet

Type number	<u>Title</u>	Publication release date	Datasheet status	Page count	File size (kB)	Datasheet
74F258A	Quad 2-line to 1-line selector/multiplexer, inverting (3-State)	1/5/1996	Product specification	8	83	<u>Download</u>

Blockdiagram(s)

Block diagram of N74F258AN

Parametrics

Type number	Package	Description	Propagation Delay(ns)	Voltage	of	Power Dissipation Considerations	Logic Switching Levels	Output Drive Capability
N74F258AD	SOT109 (SO16)	Quad 2- Input Multiplexer; Inverting (3- State)	6~10	5 Volts +	16	None	TTL	Low
N74F258AN	SOT38-4 (DIP16)	Quad 2- Input Multiplexer; Inverting (3- State)	6~10	5 Volts +	16	None	TTL	Low

□ Products, packages, availability and ordering

Type number	North American type number	Ordering code (12NC)	Marking/Packing Discretes packing info	Package	<u>Device status</u>	Buy online
N74F258AD	N74F258AD	9338 219 50602	Standard Marking * Tube (Signetics)	SOT109 (SO16)	Full production	order this -
	N74F258AD- T	9338 219 50623	Standard Marking * Reel Pack, SMD, 13" (Signetics)	SOT109 (SO16)	Full production	order this -
N74F258AN	N74F258AN	9338 219 40602	Standard Marking * Tube (Signetics)	SOT38-4 (DIP16)	Full production	order this -

Similar products

74F258A links to the similar products page containing an overview of products that are similar in function or related to the type number(s) as listed on this page. The similar products page includes products from the same catalog tree(s), relevant selection guides and products from the same functional category.

Email/translate this product information

- Email this product information.
- Translate this product information page from English to:

The English language is the official language used at the semiconductors.philips.com website and webpages. All translations on this website are created through the use of <u>Google Language Tools</u> and are provided for convenience purposes only. No rights can be derived from any translation on this website.

About this Web Site

| Copyright © 2003 Koninklijke Philips N.V. All rights reserved. | Privacy Policy |

| Koninklijke Philips N.V. | Access to and use of this Web Site is subject to the following Terms of Use. |