

Regulating Pulse Width Modulators


FEATURES

- 8 to 35V Operation
- 5.1V Buried Zener Reference Trimmed to ±0.75%
- 100Hz to 500kHz Oscillator Range
- Separate Oscillator Sync Terminal
- Adjustable Deadtime Control
- Internal Soft-Start
- Pulse-by-Pulse Shutdown
- Input Undervoltage Lockout with Hysteresis
- Latching PWM to Prevent Multiple Pulses
- Dual Source/Sink Output Drivers
- Low Cross Conduction Output Stage
- Tighter Reference Specifications

BLOCK DIAGRAM

DESCRIPTION

The UC1525B/1527B series of pulse width modulator integrated circuits are designed to offer improved performance and lowered external parts count when used in designing all types of switching power supplies. The on-chip +5.1V buried zener reference is trimmed to ±0.75% and the input common-mode range of the error amplifier includes the reference voltage, eliminating external resistors. A sync input to the oscillator allows multiple units to be slaved or a single unit to be synchronized to an external system clock. A single resistor between the CT and the discharge terminals provide a wide range of dead time adjustment. These devices also feature built-in soft-start circuitry with only an external timing capacitor required. A shutdown terminal controls both the soft-start circuitry and the output stages, providing instantaneous turn off through the PWM latch with pulsed shutdown, as well as soft-start recycle with longer shutdown commands. These functions are also controlled by an undervoltage lockout which keeps the outputs off and the soft-start capacitor discharged for sub-normal input voltages. This lockout circuitry includes approximately 500mV of hysteresis for jitter-free operation. Another feature of these PWM circuits is a latch following the comparator. Once a PWM pulse has been terminated for any reason, the outputs will remain off for the duration of the period. The latch is reset with each clock pulse. The output stages are totem-pole designs capable of sourcing or sinking in excess of 200mA. The UC1525B output stage features NOR logic, giving a LOW output for an OFF state. The UC1527B utilizes OR logic which results in a HIGH output level when OFF.



ABSOLUTE MAXIMUM RATINGS


Supply Voltage, (+VIN)	+40V
Collector Supply Voltage (VC)	+40V
Logic Inputs	–0.3V to +5.5V
Analog Inputs	–0.3V to VIN
Output Current, Source or Sink	
Reference Output Current	
Oscillator Charging Current	
Power Dissipation at TA = +25°C	1000mW
Power Dissipation at Tc = +25°C	
Operating Junction Temperature	–55°C to +150°C
Storage Temperature Range	–65°C to +150°C
Lead Temperature (Soldering, 10 sec.)	+300°С
All currents are positive into, negative out of the	specified terminal.
Consult Packaging Section of Databook for the	ermal limitations
and considerations of packages.	

CONNECTION DIAGRAMS

RECOMMENDED OPERATING CONDITIONS

(Note 1)	(N	lote	1)	
----------	----	------	----	--

(
Input Voltage (+VIN)+8V to +35V
Collector Supply Voltage (VC)+4.5V to +35V
Sink/Source Load Current (steady state)
Sink/Source Load Current (peak)0 to 400mA
Reference Load Current
Oscillator Frequency Range
Oscillator Timing Resistor $\dots \dots \dots$
Oscillator Timing Capacitor
Dead Time Resistor Range $\dots \dots \dots$
Note 1: Range over which the device is functional and parame-
ter limits are guaranteed.



ELECTRICAL CHARACTERISTICS Unless otherwise stated, these specifications apply for $T_A = -55^{\circ}C$ to $+125^{\circ}C$ for the UC1525B and UC1527B; $-40^{\circ}C$ to $+85^{\circ}C$ for the UC2525B and UC2527B; $0^{\circ}C$ to $+70^{\circ}C$ for the UC3525B and UC3527B; +VIN = 20V, $T_A = T_J$.

		UC1525B/UC2525B UC1527B/UC2527B			UC3525B UC3527B				
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
Reference Section					-				
Output Voltage	$T_J = 25^{\circ}C$	5.062	5.10	5.138	5.036	5.10	5.164	V	
Line Regulation	VIN = 8V to $35V$		5	10		5	10	mV	
Load Regulation	I∟ = 0mA to 20mA		7	15		7	15	mV	
Temperature Stability (Note 2)	Over Operating Range		10	50		10	50	mV	
Total Output Variation	Line, Load, and Temperature	5.036		5.164	5.024		5.176	V	
Short Circuit Current	VREF = 0, TJ =25°C		80	100		80	100	mA	
Output Noise Voltage (Note 2)	$10Hz \le f \le 10kHz$, TJ = $25^{\circ}C$		40	200		40	200	μVrms	
Long Term Stability (Note 2)	TJ = 125°C, 1000 Hrs.		3	10		3	10	mV	

ELECTRICAL CHARACTERISTICS (cont.) Unless otherwise stated, these specifications apply for $T_A = -55^{\circ}C$ to $+125^{\circ}C$ for the UC1525B and UC1527B; $-40^{\circ}C$ to $+85^{\circ}C$ for the UC2525B and UC2527B; $0^{\circ}C$ to $+70^{\circ}C$ for the UC3525B and UC3527B; +VIN = 20V, $T_A = T_J$.

		UC1525B/UC2525B UC1527B/UC2527B						
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Oscillator Section (Note 3)	•	-			•	•	1	
Initial Accuracy (Notes 2 & 3)	$T_J = 25^{\circ}C$		±2	±6		±2	±6	%
Voltage Stability (Notes 2 & 3)	VIN = 8V to $35V$		±0.3	±1		±1	±2	%
Temperature Stability (Note 2)	Over Operating Range		±3	±6		±3	±6	%
Minimum Frequency	$RT = 200k\Omega$, $CT = 0.1\mu F$			120			120	Hz
Maximum Frequency	$RT = 2k\Omega$, $CT = 470pF$	400			400			kHz
Current Mirror	IRT = 2mA	1.7	2.0	2.2	1.7	2.0	2.2	mA
Clock Amplitude (Notes 2 & 3)		3.0	3.5		3.0	3.5		V
Clock Width (Notes 2 & 3)	$T_J = 25^{\circ}C$	0.3	0.5	1.0	0.3	0.5	1.0	μs
Sync Threshold		1.2	2.0	2.8	1.2	2.0	2.8	V
Sync Input Current	Sync Voltage = 3.5V		1.0	2.5		1.0	2.5	mA
Error Amplifier Section (VCM = 5.1)	/)							
Input Offset Voltage			0.5	5		2	10	mV
Input Bias Current			1	10		1	10	μA
Input Offset Current				1			1	μA
DC Open Loop Gain	$RL \ge 10 Meg\Omega$	60	75		60	75		dB
Gain-Bandwidth Product (Note 2)	$Av = 0dB, T_J = 25^{\circ}C$	1	2		1	2		MHz
Output Low Level			0.2	0.5		0.2	0.5	V
Output High Level		3.8	5.6		3.8	5.6		V
Common Mode Rejection	Vcm = 1.5V to 5.2V	60	75		60	75		dB
Supply Voltage Rejection	VIN = 8V to 35V	50	60		50	60		dB
PWM Comparator	•			•	•	•	•	
Minimum Duty Cycle				0			0	%
Maximum Duty Cycle		45	49		45	49		%
Input Threshold (Note 3)	Zero Duty Cycle	0.7	0.9		0.7	0.9		V
Input Threshold (Note3)	Maximum Duty Cycle		3.3	3.6		3.3	3.6	V
Input Bias Current (Note 2)			0.05	1.0		0.05	1.0	μA
Shutdown Section								
Soft Start Current	Vshutdown = 0V, Vsoftstart = 0V	25	50	80	25	50	80	μA
Soft Start Low Level	VSHUTDOWN = 2.5V		0.4	0.7		0.4	0.7	V
Shutdown Threshold	To outputs, VSOFTSTART = 5.1V, TJ =25°C	0.6	0.8	1.0	0.6	0.8	1.0	V
Shutdown Input Current	VSHUTDOWN = 2.5V		0.4	1.0		0.4	1.0	mA
Shutdown Delay (Note 2)	VSHUTDOWN = 2.5V, TJ = 25°C	1	0.2	0.5		0.2	0.5	μs
Output Drivers (Each Output) (VC =	· · · · · · · · · · · · · · · · · · ·	•		•				• •
Output Low Level	ISINK = 20mA		0.2	0.4		0.2	0.4	V
	Isink = 100mA		1.0	2.0		1.0	2.0	V
Output HIgh Level	ISOURCE = 20mA	18	19		18	19		V
	ISOURCE = 100mA	17	18		17	18		V
Undervoltage Lockout	VCOMP and VSOFTSTART = High	6	7	8	6	7	8	V
Collector Leakage	VC = 35V			200			200	μA

ELECTRICAL CHARACTERISTICS (cont.) Unless otherwise stated, these specifications apply for $T_A = -55^{\circ}C$ to $+125^{\circ}C$ for the UC1525B and UC1527B; $-40^{\circ}C$ to $+85^{\circ}C$ for the UC2525B and UC2527B; $0^{\circ}C$ to $+70^{\circ}C$ for the UC3525B and UC3527B; +VIN = 20V, $T_A = T_J$.


		UC152 UC152	UC3525B UC2527B					
PARAMETER	TEST CONDITIONS	MIN	MIN TYP MAX			TYP	MAX	UNIT
Output Drivers (Each Output) (VC = 20V) (cont.)							
Rise Time (Note 2)	C∟ = 1nF, TJ = 25°C		100	600		100	600	ns
Fall Time (Note 2)	C∟ = 1nF, TJ = 25°C		50	300		50	300	ns
Cross conduction charge	Per cycle, TJ = 25°C		30			30		nc
Total Standby Current		•			•			
Supply Current		14	20		14	20	mA	


Note 2: Guaranteed by design. Not 100% tested in production.


Note 3. Tested at fosc= 40kHz ($R\tau = 3.6\Omega$, $C\tau = 0.01\mu F$, $RD = 0\Omega$). Approximate oscillator frequency is defined by:


$$f = \frac{1}{CT \bullet (0.7 \bullet RT + 3RD)}$$

PRINCIPLES OF OPERATION AND TYPICAL CHARACTERISTICS










drive is controlled by R1-R3. Rapid turn-off times for the power devices are achieved with speed-up capacitors C, and C2.




PRINCIPLES OF OPERATION AND TYPICAL CHARACTERISTICS

Shutdown Options (See Block Diagram)


Since both the compensation and soft-start terminals (Pins 9 and 8) have current source pull-ups, either can readily accept a pull-down signal which only has to sink a maximum of 100μ A to turn off the outputs. This is subject to the added requirement of discharging whatever external capacitance may be attached to these pins.


An alternate approach is the use of the shutdown circuitry of Pin 10 which has been improved to enhance the available shutdown options. Activating this circuit by




applying a positive signal on Pin 10 performs two functions: the PWM latch is immediately set providing the fastest turn-off signal to the external soft-start capacitor. If the shutdown command is short, the PWM signal is terminated without significant discharge of the soft-start capacitor, thus, allowing, for example, a convenient implementation of pulse-by-pulse current limiting. Holding Pin 10 high for a longer duration, however, will ultimately discharge this external capacitor, recycling slow turn-on upon release.

Pin 10 should not be left floating as noise pickup could conceivably interrupt normal operation.





LAB TEST FIXTURE



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated

Product Folder: UC1525B, Regulating Pulse Width Modulators



Keyword

Advanced Search

Part Number

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS | PRICING/AVAILABILITY/PKG APPLICATION NOTES | MORE LITERATURE

PRODUCT SUPPORT: APPLICATIONS

UC1525B, Regulating Pulse Width Modulators

PARAMETER NAME	UC1525B	<u>UC2525B</u>	<u>UC3525B</u>
Reference Voltage (V)	5.1	5.1	5.1
Shutdown	Yes	Yes	Yes
Pulse - by - Pulse Isense	No	No	No
Output Type	Dual Alternating, Totem Pole	Dual Alternating, Totem Pole	Dual Alternating, Totem Pole
Iout (A)	0.2	0.2	0.2
Frequency (max) (kHz)	450	450	450
Vref tol (%)	0.75	0.75	1.25
Duty Cycle (max) (%)	50	50	50
Shutdown Current (uA)	8000	8000	8000
Operating Supply Current (mA)	14	14	14
Vin (max) (V)	35	35	35
Vin (min) (V)	8	8	8
PWM Outputs (#)	2	2	2
Error Amplifier GBW (mHz)	2	2	2
Cycle by Cycle Current Limiting	Yes	Yes	Yes
Light Load Efficiency Features	No	No	No
UVLO Thresholds On/Off (V)	7/6.8	7/6.8	7/6.8
Advanced Fault Response	No	No	No

FEATURES

Back to Top

- 8 to 35V Operation
- 5.1V Buried Zener Reference Trimmed to $\pm 0.75\%$
- 100Hz to 500kHz Oscillator Range
- Separate Oscillator Sync Terminal
- Adjustable Deadtime Control
- Internal Soft-Start
- · Pulse-by-Pulse Shutdown
- Input Undervoltage Lockout with Hysteresis
- Latching PWM to Prevent Multiple Pulses
- Dual Source/Sink Output Drivers
- Low Cross Conduction Output Stage
- Tighter Reference Specifications

DESCRIPTION

Back to Top

The UC1525B/1527B series of pulse width modulator integrated circuits are designed to offer improved performance and lowered external parts count when used in designing all types of switching power supplies. The on-chip +5.1V buried zener reference is trimmed to ±0.75% and the input common-mode range of the error amplifier includes the reference voltage, eliminating external resistors. A sync input to the oscillator allows multiple units to be slaved or a single unit to be synchronized to an external system clock. A single resistor between the CT and the discharge terminals provide a wide range of dead time adjustment. These devices also feature built-in soft-start circuitry with only an external timing capacitor required. A shutdown terminal controls both the soft-start circuitry and the output stages,

Product Folder: UC1525B, Regulating Pulse Width Modulators

providing instantaneous turn off through the PWM latch with pulsed shutdown, as well as soft-start recycle with longer shutdown commands. These functions are also controlled by an undervoltage lockout which keeps the outputs off and the soft-start capacitor discharged for subnormal input voltages. This lockout circuitry includes approximately 500mV of hysteresis for jitter-free operation. Another feature of these PWM circuits is a latch following the comparator. Once a PWM pulse has been terminated for any reason, the outputs will remain off for the duration of the period. The latch is reset with each clock pulse. The output stages are totem-pole designs capable of sourcing or sinking in excess of 200mA. The UC1525B output stage features NOR logic, giving a LOW output for an OFF state. The UC1527B utilizes OR logic which results in a HIGH output level when OFF.

TECHNICAL DOCUMENTS		▲Back to Top
To view the following documents,	Acrobat Reader 4.0 is required.	
To download a document to your	hard drive, right-click on the link and choose 'Save'.	
DATASHEET		▲Back to Top
Full datasheet in Acrobat PDF: uc	1525b.pdf (530 KB) (Updated: 09/05/1999)	
APPLICATION NOTES		▲Back to Top
Analog Applications Journa	(Rev. A) (SIVT010A - Undated: 03/17/2000)	

• Analog Applications Journal (Rev. A) (SLY1010A - Updated: 03/17/2000)

• DN-36 UC1525B/UC1527B Devices - Comparison Summary to UC1525A/27A Devices (SLUA170 - Updated: 09/05/1999)

Power-Supply Solutions for Multivolt Altera FLEX 10KE and APEX 20K/KE FPGAs (SLVA087 - Updated: 01/16/2001)

MORE LITERATURE

Back to Top

- Enhanced Plastic Portfolio Brochure (SGZB004, 387 KB Updated: 08/19/2002)
- Portable/System Power Sales Tool Brochure 3Q 2002 (SLPB006, 153 KB Updated: 08/23/2002)
- QML Class V Space Products Military Brief (Rev. A) (SGZN001A, 257 KB Updated: 10/07/2002)

PRICING/AV	PRICING/AVAILABILITY/PKG												
DEVICE INFORMATION Updated Daily						TI INVENTORY STATUS As Of 10:00 AM GMT, 17 Apr 2003			REPORTED DISTRIBUTOR INVENTORY As Of 10:00 AM GMT, 17 Apr 2003				
ORDERABLE DEVICE	<u>STATUS</u>	<u>PACKAGE</u> <u>TYPE PINS</u>	<u>TEMP (°C)</u>	DSCC_ NUMBER	PRODUCT CONTENT	<u>BUDGETARY</u> <u>PRICING</u> QTY \$US	<u>STD</u> <u>PACK</u> <u>QTY</u>	IN STOCK	<u>IN PROGRESS</u> QTY DATE	LEAD TIME	<u>DISTRIBUTOR</u> COMPANY REGION	<u>IN STOCK</u>	PURCHASE
5962- 8951105EA	ACTIVE	<u>CDIP</u> 16	-55 TO 125		View Contents	1KU 13.24	1	<u>0</u> *	>10k 20 May	8 WKS	<u>Avnet</u> Americas	22	BUY NOW
5962- 8951105V2A	ACTIVE	LCCC (FK) 20			<u>View Contents</u>	1KU 292.76	1	<u>0</u> *	3642 04 Jun	16 WKS	None Reported <u>View Distributors</u>		
									>10k 10 Jun				
5962- 8951105VEA	ACTIVE	<u>CDIP</u> 16 <u>(J)</u> 16			<u>View Contents</u>	1KU 133.08	1	<u>194</u> *	>10k 04 Jun	16 WKS	None Reported <u>View Distributors</u>		
UC1525BJ	ACTIVE	<u>CDIP</u> 16 <u>(J)</u> 16	-55 TO 125		View Contents	1KU 15.10	1	<u>306</u> *	>10k 20 May	8 WKS	None Reported <u>View Distributors</u>		
UC1525BJ883B	ACTIVE	<u>CDIP</u> 16 <u>(J)</u> 16	-55 TO 125		View Contents	1KU 13.24	1	<u>129</u> *	>10k 20 May	8 WKS	None Reported <u>View Distributors</u>		
UC1525BJQMLV	ACTIVE	<u>CDIP</u> 16	-55 TO 125		View Contents	1KU		<u>0</u> *		<u>Call</u> **	None Reported <u>View Distributors</u>		
UC1525BLQMLV	ACTIVE	LCCC (FK) 20	-55 TO 125		View Contents	1KU		<u>0</u> *		<u>Call</u> **	None Reported <u>View Distributors</u>		

 Products
 Applications
 Support
 my.TI

 Texas Instruments
 © Copyright 1995-2002
 Texas Instruments Incorporated. All rights reserved.

 Trademarks
 Privacy Policy | Terms of Use