

# HM-6514

T-46-23-08

February 1992

1024 x 4 CMOS RAM

#### Features

- Low Power Standby......125μW Max.
- Low Power Operation ......35mW/MHz Max.
- TTL Compatible input/Output
- Common Data Input/Output
- Three-State Output
- Standard JEDEC Pinout
- Fast Access Time......120/200ns Max.
- 18 Pin Package for High Density
- · On-Chip Address Register
- · Gated Inputs No Pull Up or Pull Down Resistors Required

# Description

The HM-6514 is a 1024 x 4 static CMOS RAM fabricated using self-aligned silicon gate technology. The device utilizes synchronous circuitry to achieve high performance and low power operation.

On chip latches are provided for addresses allowing efficient interfacing with microprocessor systems. The data output can be forced to a high impedance state for use in expanded memory arrays.

Gated inputs allow lower operating current and also eliminate the need for pull up or pull down resistors. The HM-6514 is a fully static RAM and may be maintained in any state for an indefinite period of time.

Data retention supply voltage and supply current are guaranteed over temperature.


## Ordering Information

PACKAGE	TEMPERATURE RANGE	120ns	200ns	300ns
Plastic DIP	-40°C to +85°C	HM3-6514S-9	HM3-6514B-9	HM3-6514-9
Ceramic DIP	-40°C to +85°C	HM1-6514S-9	HM1-6514B-9	HM1-6514-9
*/883	-55°C to +125°C	HM1-6514S/883	HM1-6514B/883	HM1-6514/883
JAN#		24502BVA	•	
SMD#		8102402VA	8102404VA	8102406VA
LCC	-40°C to +85°C	-	HM4-6514B-9	HM4-6514-9
	-55°C to +125°C		HM4-6514B-8	HM4-6514-8

<sup>\*</sup> Respective /883 specifications are included at the end of this data sheet.


#### **Pinouts**

18 LEAD DIP TOP VIEW



PIN	DESCRIPTION
Α	Address Input
Ē	Chip Enable
₩	Write Enable
D	Data Input
Q	Data Output

18 LEAD LCC TOP VIEW




**CMOS MEMORY** 

46E D

# Functional Diagram

4.1



## Specifications HM-6514

T-46-23-08

..0.75W .....6910 Gates

Absolute Maximum Ratings	Reliability Information
Supply Voltage	Thermal Resistance $\theta_{ja}$ Ceramic DIP Package

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### **Operating Conditions**

HM-65145-9, HM-6514B-9, HM-6514-9 .....-40°C to +85°C HM-6514B-8, HM-6514-8 ......55°C to +125°C

DC Electrical Specifications  $VCC = 5V \pm 10\%$ ;  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$  (HM-6514S-9, HM-6514B-9, HM-6514-9)  $T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C (HM-6514B-8, HM-6514-8)}$ 

		LIMITS		ITS		
SYMBOL	PARAMETER		MIN	MAX	UNITS	TEST CONDITIONS
ICCSB	Standby Supply Current HM-6514-		-	25	μΑ	IO = 0mA, E = VCC-0.3V, VCC = 5.5V
	Ī	HM-6514-8	-	50	μА	1
ICCOP	Operating Supply Current	ing Supply Current (Note 1)		7	mA	E = 1MHz, IO = 0mA, VI = GND, VCC = 5.5V,
ICCDR	Data Retention Supply	HM-6514-9		15	μА	IO = 0mA, VCC = 2.0V, E = VCC
	Current	HM-6514-8	-	25	μΑ	1
VCCDR	Data Retention Supply Voltage		2.0	-	٧	
II	Input Leakage Current		-1.0	+1.0	μΑ	VI = VCC or GND, VCC = 5.5V
lioz	Input/Output Leakage Cui	Input/Output Leakage Current		+1.0	μА	VIO = VCC or GND, VCC = 5.5V
VIL	Input Low Voltage	· · · · · ·	-0.3	0.8	٧	VCC = 4.5V
VIH	Input High Voltage		VCC-2.0	VCC+0.3	٧	VCC = 5.5V
VOL	Output Low Voltage	-	0.4	٧	IO = 2.0mA, VCC = 4.5V	
VOH1	Output High Voltage	2.4	-	V	IO = -1.0mA, VCC = 4.5V	
VOH2	Output High Voltage (Note	e 2)	VCC-0.4	-	٧	IO = -100μA, VCC = 4.5V

#### Capacitance TA = +25°C

SYMBOL	PARAMETER	MAX	UNITS	TEST CONDITIONS
CI	Input Capacitance (Note 2)	8	pF	f = 1MHz, All measurements are
CIO	Input/Output Capacitance (Note 2)	10	pF	referenced to device GND

### NOTES:

- 1. Typical derating 5mA/MHz increase in ICCOP.
- 2. Tested at initial design and after major design changes.

**CMOS MEMORY** 

# Specifications HM-6514

T-46-23-08

AC Electrical Specifications  $VCC = 5V \pm 10\%$ ;  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$  (HM-6514S-9, HM-6514B-9, HM-6514-9)  $T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C (HM-6514B-8, HM-6514-8)}$ 


		LIMITS							
		HM-6514S-9		HM-6514S-9 HM-6514B-9		HM-6	514-9		TEST
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	CONDITIONS
(1) TELQV	Chip Enable Access Time	-	120	•	220	-	300	ns	(Notes 1, 3)
(2) TAVQV	Address Access Time	•	120		220	-	320	ns	(Notes 1, 3, 4)
(3) TELQX	Chip Enable Output Enable Time	5		5	•	5		ns	(Notes 2, 3)
(4) TEHQZ	Chip Enable Output Disable Time	-	50	-	80	•	100	ns	(Notes 2, 3)
(5) TELEH	Chip Enable Pulse Negative Width	120	-	200	-	300	•	ns	(Notes 1, 3)
(6) TEHEL	Chip Enable Pulse Positive Width	50	-	90	-	120	-	ns	(Notes 1, 3)
(7) TAVEL	Address Setup Time	0	-	20	-	20	-	ns	(Notes 1, 3)
(8) TELAX	Address Hold Time	40	-	50	-	50	-	ns	(Notes 1, 3)
(9) TWLWH	Write Enable Pulse Width	120		200		300	-	ns	(Notes 1, 3)
(10) TWLEH	Chip Enable Write Pulse Setup Time	120	-	200	•	300	-	ns	(Notes 1, 3)
(11) TELWH	Chip Enable Write Pulse Hold Time	120	-	200	-	300	-	ns	(Notes 1, 3)
(12) TDVWH	Data Setup Time	50		120	-	200	-	ns	(Notes 1, 3)
(13) TWHDX	Data Hold Time	0	-	0	-	0	-	ns	(Notes 1, 3)
(14) TWLDV	Write Data Delay Time	70	-	80	-	100	-	ns	(Notes 1, 3)
(15) TWLEL	Early Output High-Z Time	0	-	0	-	0	-	ns	(Notes 1, 3)
(16) TEHWH	Late Output High-Z Time	0	-	0	-	0		ns	(Notes 1, 3)
(17) TELEL	Read or Write Cycle Time	170	-	290	-	420			(Notes 1, 3)

#### NOTES:

- 1. Input pulse levels: 0.8V to VCC 2.0V; Input rise and fall times: 5ns (max); Input and output timing reference level: 1.5V; Output load: 1 TTL gate equivalent, CL = 50pF (min) - for CL greater than 50pF, access time is derated by 0.15ns per pF.
- 2. Tested at initial design and after major design changes.
- 3. VCC = 4.5V and 5.5V.
- 4. TAVQV = TELQV + TAVEL.

# Timing Waveforms

READ CYCLE




**TRUTH TABLE** 

THOUGH THE								
TIME	INPUTS			DATA VO				
REFERENCE	Ē	W	Α	DQ	FUNCTION			
-1	H.	Х	Х	Z	Memory Disabled			
0	7	Н	V	Z	Cycle Begins, Addresses are Latched			
1	L	Н	X	Х	Output Enabled			
2	L	Н	Х	V	Output Valid			
3	1	Н	х	V	Read Accomplished			
4	Н	×	х	Z	Prepare for Next Cycle (Same as -1)			
5	7	Н	V	Z	Cycle Ends, Next Cycle Begins (Same as (			

The address information is latched in the on chip registers on the falling edge of  $\overline{E}$  (T=0). Minimum address set up and hold time requirements must be met. After the required hold time, the addresses may change state without affecting device operation. During time (T=1) the output becomes

enabled but data is not valid until during time (T=2).  $\overline{W}$  must remain high throughout the read cycle. After the output data has been read,  $\overline{E}$  may return high (T=3). This will disable the output buffer and all inputs and ready the RAM for the next memory cycle (T=4).

#### WRITE CYCLE



TRUTH TABLE

TIME		INPUTS			
REFERENCE	Ē	W	Α	DQ	FUNCTION
-1	Н	Х	Х	Z	Memory Disabled
0	7	Х	٧	Z	Cycle Begins, Addresses are Latched
1	L	L	Х	Z	Write Period Begins
2	L	7	Х	٧	Data In is Written
3	<i></i>	Н	Х	Z	Write Completed
4	н	Х	х	Z	Prepare for Next Cycle (Same as -1)
5	7	Х	٧	Z	Cycle Ends, Next Cycle Begins (Same as 0)

WRITE CYCLE (Continued) -

The write cycle is initiated by the falling edge of  $\overline{E}$  (T = 0), which latches the address information in the on-chip registers. There are two basic types of write cycles, which differ in the control of the common data-in/data-out bus.

Case 1: E fails before W fails

The output buffers may become enabled (reading) if E falls before W falls. W is used to disable (three-state) the outputs so input data can be applied. TWLDV must be met to allow the W signal time to disable the outputs before applying input data. Also, at the end of the cycle the outputs may become active if W rises before E. The RAM outputs and all inputs will three-state after E rises (TEHQZ). In this type of write cycle TWLEL and TEHWH may be ignored.

Case 2: E falls equal to or after W falls, and E rises before or equal to W rising

This E and W control timing will guarantee that the data outputs will stay disabled throughout the cycle, thus simplifying the data input timing. TWLEL and TEHWH must be met, but TWLDV becomes meaningless and can be ignored. In this cycle TDVWH and TWHDX become TDVEH and TEHDX. In other words, reference data setup and hold times to the E rising edge.

	lF .	OBSERVE	IGNORE
Case 1	E falls before W	TWLDV	TWLEL
Case 2	E falls after W and E rises before W	TWLEL TEHWH	TWLDV TWHDX

If a series of consecutive write cycles are to be performed, W may be held low until all desired locations have been written (an extension of Case 2).

## Test Load Circuit

