

# Frequency Generator & Integrated Buffers for PENTIUM/Pro™

**Recommended Application:**

ALI (Aladdin V™) mobile.

**Output Features:**

- 3 - CPUs @ 2.5V/3.3V, up to 100MHz.
- 3 - AGPCLK @ 3.3V
- 13 - SDRAM @ 3.3V, up to 100MHz.
- 6 - PCI @ 3.3V, including one free running.
- 1 - 48MHz, @ 3.3V fixed.
- 1 - REF @ 3.3V, 14.318MHz.


**Features:**

- Up to 100MHz frequency support
- Support power management: CPU, PCI, AGP stop and, Power down Mode from I<sup>2</sup>C programming.
- Spread spectrum for EMI control (0 to -0.6%, ± 0.25%).
- Uses external 14.318MHz crystal
- FS pins for frequency select

**Key Specifications:**

- CPU - CPU: <250ps
- SDRAM - SDRAM: <250ps
- AGP-AGP: <250ps
- PCI - PCI: <500ps
- CPU-SDRAM <500ps
- CPU(early)-PCI: 1-4ns, Center 2-6ns
- CPU-AGP <500ps


**Pin Configuration**



**48-Pin 300mil SSOP**

\* Internal Pull-up Resistor of 240K to 3.3V on indicated inputs

**Block Diagram**



**Functionality**

FS2	FS1	FS0	CPU, SDRAM (MHz)	PCI (MHz)	AGP (MHz)	REF, IOAPIC (MHz)
1	1	1	100	33.33	66.67	14.318
1	1	0	95.25	31.75	63.50	14.318
1	0	1	83.3	33.30	66.60	14.318
1	0	0	75	30.00	60.00	14.318
0	1	1	91.5	30.50	61.00	14.318
0	1	0	96.22	32.07	64.15	14.318
0	0	1	66.8	33.40	66.80	14.318
0	0	0	60	30.00	60.00	14.318



## Pin Configuration

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
1	VDD1	PWR	Ref (0:2), XTAL power supply, nominal 3.3V
2	REF0	OUT	14.318 Mhz reference clock.
	CPU3.3#_2.5 <sup>1,2</sup>	IN	Indicates whether VDDL2 is 3.3V or 2.5V. High=2.5V CPU, LOW=3.3V CPU <sup>1</sup> . Latched input <sup>2</sup>
3,9,16,22,27,33,39,45	GND	PWR	Ground
4	X1	IN	Crystal input, has internal load cap (33pF) and feedback resistor from X2
5	X2	OUT	Crystal output, nominally 14.318MHz. Has internal load cap (33pF)
6	VDD2	PWR	Supply for PCICLK_F and PCICLK (0:5), nominal 3.3V
7	PCICLK_F	OUT	Free running PCI clock output. Synchronous with CPUCLKs with 1-4ns skew (CPU early) This is not affected by PCI_STOP#
	FS1 <sup>1,2</sup>	IN	Frequency select pin. Latched Input. Along with other FS pins determines the CPU, SDRAM, PCI & AGP frequencies.
8	PCICLK0	OUT	PCI clock outputs. Synchronous CPUCLKs with 1-4ns skew (CPU early)
	FS2 <sup>1,2</sup>	IN	Frequency select pin. Latched Input
10, 11, 12, 13	PCICLK(1:4)	OUT	PCI clock outputs. Synchronous CPUCLKs with 1-4ns skew (CPU early)
14	VDD5	PWR	Supply for fixed PLL, 48MHz, AGP0
15	BUFFERIN	IN	Input pin for SDRAM buffers.
17	CPU_STOP# <sup>1</sup>	IN	Halts CPUCLK (0:3) clocks at logic 0 level, when input low (in Mobile Mode, MODE=0)
	SDRAM 11	OUT	SDRAM clock output
18	PCI_STOP# <sup>1</sup>	IN	Halts PCICLK(0:5) clocks at logic 0 level, when input low (In mobile mode, MODE=0)
	SDRAM 10	OUT	SDRAM clock output
28, 29, 31, 32, 34, 35,37,38	SDRAM (0:9)	OUT	SDRAM clock outputs.
20	AGP_STOP#	IN	This asynchronous input halts AGP(1:2) clocks at logic "0" level when input low (in Mobile Mode, MODE=0) Does not affect AGP0
	SDRAM9	OUT	SDRAM clock output
21	PD#	IN	This asynchronous Power Down input Stops the VCO, crystal & internal clocks when active, Low. (In Mobile Mode, MODE=0)
	SDRAM8	OUT	SDRAM clock output
19,30,36	VDD3	PWR	Supply for SDRAM (0:11), CPU Core, 48MHz clocks, nominal 3.3V.
23	SDATA	IN	Data input for I <sup>2</sup> C serial input.
24	SCLK	IN	Clock input of I <sup>2</sup> C input
25	AGP0	OUT	Advanced Graphic Port output, powered by VDD4. Not affected by AGP_STOP#
	MODE <sup>1,2</sup>	IN	Pin 17, 18, 20 & 21 function select pin, 1=Desktop Mode, 0=Mobile Mode. Latched Input.
26	48MHz	OUT	48MHz output clock for USB timing.
	FS0 <sup>1,2</sup>	IN	Frequency select pin. Latched Input. Along with other FS pins determines the CPU, SDRAM, PCI & AGP frequencies.
41, 43, 44	CPUCLK(0:3)	OUT	CPU clock outputs, powered by VDDL2. Low if CPU_STOP#=Low
40	SDRAM12	OUT	Feedback SDRAM clock output.
42	VDDL	PWR	Supply for CPU (0:3), either 2.5V or 3.3V nominal
46, 47	AGP (1:2)	OUT	Advanced Graphic Port outputs, powered by VDD4.
48	VDD4	PWR	Supply for AGP (0:2)

### Notes:

- 1: Internal Pull-up Resistor of 240K to 3.3V on indicated inputs
- 2: Bidirectional input/output pins, input logic levels are latched at internal power-on-reset. Use 10Kohm resistor to program logic Hi to VDD or GND for logic low.



## General Description

The **ICS9148-111** is a single chip clock solution for Desktop/ Notebook designs using the ALI (Aladdin V™) mobile style chipset. It provides all necessary clock signals for such a system.

Spread spectrum may be enabled through I<sup>2</sup>C programming. Spread spectrum typically reduces system EMI by 8dB to 10dB. This simplifies EMI qualification without resorting to board design iterations or costly shielding. The **ICS9148-111** employs a proprietary closed loop design, which tightly controls the percentage of spreading over process and temperature variations.

Serial programming I<sup>2</sup>C interface allows changing functions, stop clock programming and frequency selection.

## Power Groups

VDD1 = REF (0:1), X1, X2  
 VDD2 = PCICLK\_F, PCICLK(0:5)  
 VDD3 = SDRAM (0:12), supply for PLL core  
 VDD4 = AGP (1:2)  
 VDD5 = Fixed PLL, 48MHz, AGP0  
 VDDL = CPUCLK (0:2)

## Mode Pin - Power Management Input Control

MODE, Pin 25 (Latched Input)	Pin 17	Pin 18	Pin 20	Pin 21
0	CPU_STOP# (INPUT)	PCI_STOP# (INPUT)	AGP_STOP# (INPUT)	PD# (INPUT)
1	SDRAM 11 (OUTPUT)	SDRAM 10 (OUTPUT)	SDRAM 9 (OUTPUT)	SDRAM 8 (OUTPUT)

## Power Management Functionality

AGP_STOP#	CPU_STOP#	PCI_STOP#	AGP, CPUCLK Outputs	PCICLK (0:5)	PCICLK_F, REF, 48MHz and SDRAM	Crystal OSC	VCO	AGP(1:2)
1	0	1	Stopped Low	Running	Running	Running	Running	Running
1	1	1	Running	Running	Running	Running	Running	Running
1	1	0	Running	Stopped Low	Running	Running	Running	Running
0	1	1	Running	Running	Running	Running	Running	Stopped Low

## CPU 3.3#\_2.5V Buffer selector for CPUCLK drivers.

CPU3.3#_2.5 Input level (Latched Data)	Buffer Selected for operation at:
1	2.5V VDD
0	3.3V VDD



## General I<sup>2</sup>C serial interface information

The information in this section assumes familiarity with I<sup>2</sup>C programming.  
For more information, contact ICS for an I<sup>2</sup>C programming application note.

### How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address D2<sub>(H)</sub>
- ICS clock will *acknowledge*
- Controller (host) sends a dummy command code
- ICS clock will *acknowledge*
- Controller (host) sends a dummy byte count
- ICS clock will *acknowledge*
- Controller (host) starts sending first byte (Byte 0) through byte 5
- ICS clock will *acknowledge* each byte *one at a time*.
- Controller (host) sends a Stop bit

How to Write:	
Controller (Host)	ICS (Slave/Receiver)
Start Bit	
Address D2 <sub>(H)</sub>	
	<b>ACK</b>
Dummy Command Code	
	<b>ACK</b>
Dummy Byte Count	
	<b>ACK</b>
Byte 0	
	<b>ACK</b>
Byte 1	
	<b>ACK</b>
Byte 2	
	<b>ACK</b>
Byte 3	
	<b>ACK</b>
Byte 4	
	<b>ACK</b>
Byte 5	
	<b>ACK</b>
Stop Bit	

### How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the read address D3<sub>(H)</sub>
- ICS clock will *acknowledge*
- ICS clock will send the *byte count*
- Controller (host) acknowledges
- ICS clock sends first byte (*Byte 0*) through *byte 5*
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a stop bit

How to Read:	
Controller (Host)	ICS (Slave/Receiver)
Start Bit	
Address D3 <sub>(H)</sub>	
	<b>ACK</b>
	<b>Byte Count</b>
ACK	
	<b>Byte 0</b>
ACK	
	<b>Byte 1</b>
ACK	
	<b>Byte 2</b>
ACK	
	<b>Byte 3</b>
ACK	
	<b>Byte 4</b>
ACK	
	<b>Byte 5</b>
ACK	
Stop Bit	

### Notes:

1. The ICS clock generator is a slave/receiver, I<sup>2</sup>C component. It can read back the data stored in the latches for verification. **Read-Back will support Intel PIIX4 "Block-Read" protocol.**
2. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)
3. The input is operating at 3.3V logic levels.
4. The data byte format is 8 bit bytes.
5. To simplify the clock generator I<sup>2</sup>C interface, the protocol is set to use only "Block-Writes" from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
6. At power-on, all registers are set to a default condition, as shown.



## Serial Configuration Command Bitmap

Byte0: Functionality and Frequency Select Register (default = 0)

Bit	Description				PWD
Bit 7	Must be 0 for normal operation				0
	0 -- +/- 0.25% Spread Spectrum Modulation				
	1 -- +/- 0.6% Spread Spectrum Modulation				
Bit 6:4	Bit6 Bit5 Bit4	CPU Clock	PCI	AGP	Note 1
	111	100	33.33	66.67	
	110	95.25	31.75	63.50	
	101	83.3	33.30	66.60	
	100	75	30.00	60.00	
	011	91.5	30.50	61.00	
	010	96.22	32.07	64.15	
	001	66.8	33.40	66.80	
Bit 3	0 - Frequency is selected by hardware select, Latched inputs				0
	1 - Frequency is selected by Bit 6:4 (above)				
Bit 2	Must be 0 for normal operation				0
	0 - Spread Spectrum center spread type.				
Bit 1	0 - Normal				0
	1 - Spread Spectrum Enabled				
Bit 0	0 - Running				0
	1 - Tristate all outputs				

**Note 1.** Default at Power-up will be for latched logic inputs to define frequency. Bits 4, 5, 6 are default to 000, and if bit 3 is written to a 1 to use Bits 6:4, then these should be defined to desired frequency at same write cycle.

**Note:** PWD = Power-Up Default

**Byte 1: CPU, Active/Inactive Register**  
(1 = enable, 0 = disable)

Bit	Pin #	PWD	Description
Bit 7	-	1	(Reserved)
Bit 6	-	1	(Reserved)
Bit 5	-	1	(Reserved)
Bit 4	40	1	SDRAM12 (Act/Inact)
Bit 3	-	1	(Reserved)
Bit 2	41	1	CPUCLK2 (Act/Inact)
Bit 1	43	1	CPUCLK1 (Act/Inact)
Bit 0	44	1	CPUCLK0 (Act/Inact)

**Notes:**  
1. Inactive means outputs are held LOW and are disabled from switching.

**Byte 2: PCI Active/Inactive Register**  
(1 = enable, 0 = disable)

Bit	Pin #	PWD	Description
Bit 7	-	1	(Reserved)
Bit 6	7	1	PCICLK_F (Act/Inact)
Bit 5	-	1	(Reserved)
Bit 4	13	1	PCICLK4 (Act/Inact)
Bit 3	12	1	PCICLK3 (Act/Inact)
Bit 2	11	1	PCICLK2 (Act/Inact)
Bit 1	10	1	PCICLK1 (Act/Inact)
Bit 0	8	1	PCICLK0(Act/Inact)

**Notes:**  
1. Inactive means outputs are held LOW and are disabled from switching.



**Byte 3: SDRAM Active/Inactive Register**  
(1 = enable, 0 = disable)

Bit	Pin #	PWD	Description
Bit 7	28	1	SDRAM7 (Act/Inact)
Bit 6	29	1	SDRAM6 (Act/Inact)
Bit 5	31	1	SDRAM5 (Act/Inact)
Bit 4	32	1	SDRAM4 (Act/Inact)
Bit 3	34	1	SDRAM3 (Act/Inact)
Bit 2	35	1	SDRAM2 (Act/Inact)
Bit 1	37	1	SDRAM1 (Act/Inact)
Bit 0	38	1	SDRAM0 (Act/Inact)

**Notes:**

1. Inactive means outputs are held LOW and are disabled from switching.

**Byte 4: SDRAM Active/Inactive Register**  
(1 = enable, 0 = disable)

Bit	Pin #	PWD	Description
Bit 7	25	1	AGP0 (Active/Inactive)
Bit 6	-	1	(Reserved)
Bit 5	-	1	(Reserved)
Bit 4	-	1	(Reserved)
Bit 3	17	1	SDRAM11 (Act/Inact) (Desktop Mode Only)
Bit 2	18	1	SDRAM10 (Act/Inact) (Desktop Mode Only)
Bit 1	20	1	SDRAM9 (Act/Inact)
Bit 0	21	1	SDRAM8 (Act/Inact)

**Notes:**

1. Inactive means outputs are held LOW and are disabled from switching.

**Byte 5: Peripheral Active/Inactive Register**  
(1 = enable, 0 = disable)

Bit	Pin #	PWD	Description
Bit 7	-	1	(Reserved)
Bit 6	-	1	(Reserved)
Bit 5	-	1	(Reserved)
Bit 4	47	1	AGP1 (Act/Inact)
Bit 3	-	1	(Reserved)
Bit 2	-	1	(Reserved)
Bit 1	46	1	AGP2 (Act/Inact)
Bit 0	2	1	REF0 (Act/Inact)

**Notes:**

1. Inactive means outputs are held LOW and are disabled from switching.

**Byte 6: Optional Register for Possible  
Future Requirements**

Bit	Pin #	PWD	Description
Bit 7	-	1	(Reserved)
Bit 6	-	1	(Reserved)
Bit 5	-	1	(Reserved)
Bit 4	-	1	(Reserved)
Bit 3	-	1	(Reserved)
Bit 2	-	1	(Reserved)
Bit 1	-	1	(Reserved)
Bit 0	-	1	(Reserved)

**Notes:**

1. Byte 6 is reserved by Integrated Circuit Systems for future applications.



## Shared Pin Operation - Input/Output Pins

Pins 2, 7, 8, 25 & 26 on the ICS9148-111 serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 4-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0) voltage potential. A 10 Kiloohm(10K) resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period.

Figs. 1 and 2 show the recommended means of implementing this function. In Fig. 1 either one of the resistors is loaded onto the board (selective stuffing) to configure the device's internal logic. Figs. 2a and b provide a single resistor loading option where either solder spot tabs or a physical jumper header may be used.

These figures illustrate the optimal PCB physical layout options. These configuration resistors are of such a large ohmic value that they do not effect the low impedance clock signals. The layouts have been optimized to provide as little impedance transition to the clock signal as possible, as it passes through the programming resistor pad(s).




Fig. 1




Fig. 2a





Fig. 2b





## AGP\_STOP# Timing Diagram

AGP\_STOP# is an asynchronous input to the clock synthesizer. It is used to turn off the AGP clocks. for low power operation. AGP\_STOP# is synchronized by the ICS9148-111. The AGPCLKs will always be stopped in a low state and start in such a manner that guarantees the high pulse width is a full pulse. AGPCLK on latency is less than AGPCLK and AGPCLK off latency is less than 4 AGPCLKs. This function is available only with MODE pin latched low.




### Notes:

1. All timing is referenced to the internal CPUCLK.
2. AGP\_STOP# is an asynchronous input and metastable conditions may exist. This signal is synchronized to the CPUCLKs inside the ICS9148-111.
3. All other clocks continue to run undisturbed.
4. PD# and PCI\_STOP# are shown in a high (true) state.
5. Only applies if MODE pin latched 0 at power up.



## CPU\_STOP# Timing Diagram

CPU\_STOP# is an asynchronous input to the clock synthesizer. It is used to turn off the CPU clocks for low power operation. CPU\_STOP# is synchronized by the ICS9148-111. The minimum that the CPU clock is enabled (CPU\_STOP# high pulse) is 100 CPU clocks. All other clocks will continue to run while the CPU clocks are disabled. The CPU clocks will always be stopped in a low state and start in such a manner that guarantees the high pulse width is a full pulse. CPU clock on latency is less than 4 CPU clocks and CPU clock off latency is less than 4 CPU clocks.




### Notes:

1. All timing is referenced to the internal CPU clock.
2. CPU\_STOP# is an asynchronous input and metastable conditions may exist. This signal is synchronized to the CPU clocks inside the ICS9148-111.
3. All other clocks continue to run undisturbed. (including SDRAM outputs).



## PCI\_STOP# Timing Diagram

PCI\_STOP# is an asynchronous input to the ICS9148-111. It is used to turn off the PCICLK (0:5) clocks for low power operation. PCI\_STOP# is synchronized by the ICS9148-111 internally. The minimum that the PCICLK (0:5) clocks are enabled (PCI\_STOP# high pulse) is at least 10 PCICLK (0:5) clocks. PCICLK (0:5) clocks are stopped in a low state and started with a full high pulse width guaranteed. PCICLK (0:5) clock on latency cycles are only one rising PCICLK clock off latency is one PCICLK clock.



### Notes:

1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9148 device.)
2. PCI\_STOP# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized inside the ICS9148.
3. All other clocks continue to run undisturbed.
4. CPU\_STOP# is shown in a high (true) state.



## PD# Timing Diagram

The power down selection is used to put the part into a very low power state without turning off the power to the part. PD# is an asynchronous active low input. This signal needs to be synchronized internal to the device prior to powering down the clock synthesizer.

Internal clocks are not running after the device is put in power down. When PD# is active low all clocks need to be driven to a low value and held prior to turning off the VCOs and crystal. The power up latency needs to be less than 3 mS. The power down latency should be as short as possible but conforming to the sequence requirements shown below. PCI\_STOP# and CPU\_STOP# are considered to be don't cares during the power down operations. The REF and 48MHz clocks are expected to be stopped in the LOW state as soon as possible. Due to the state of the internal logic, stopping and holding the REF clock outputs in the LOW state may require more than one clock cycle to complete.



### Notes:

1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9148-111 device).
2. As shown, the outputs Stop Low on the next falling edge after PD# goes low.
3. PD# is an asynchronous input and metastable conditions may exist. This signal is synchronized inside this part.
4. The shaded sections on the VCO and the Crystal signals indicate an active clock.
5. Diagrams shown with respect to 133MHz. Similar operation when CPU is 100MHz.



### Absolute Maximum Ratings

- Supply Voltage ..... 7.0 V
- Logic Inputs ..... GND -0.5 V to V<sub>DD</sub> +0.5 V
- Ambient Operating Temperature ..... 0°C to +70°C
- Storage Temperature ..... -65°C to +150°C

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

### Electrical Characteristics - Input/Supply/Common Output Parameters

T<sub>A</sub> = 0 - 70° C; Supply Voltage V<sub>DD</sub>=3.3 V +/- 5%, V<sub>DDL</sub> = 2.5 V +/- 5% (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	V <sub>IH</sub>		2		V <sub>DD</sub> +0.3	V
Input Low Voltage	V <sub>IL</sub>		V <sub>SS</sub> -0.3		0.8	V
Input High Current	I <sub>IH</sub>	V <sub>IN</sub> = V <sub>DD</sub>		0.1	5	μA
Input Low Current	I <sub>IL1</sub>	V <sub>IN</sub> = 0 V; Inputs with no pull-up resistors	-5	2.0		μA
Input Low Current	I <sub>IL2</sub>	V <sub>IN</sub> = 0 V; Inputs with pull-up resistors	-200	-100		μA
Operating Supply Current	I <sub>DD3.3OP66</sub>	Select @ 66.8MHz; CL=0; all outputs running		115	160	mA
	I <sub>DD3.3OP100</sub>	Select @ 100MHz; CL=0; all outputs running		140	190	mA
Power down Current	I <sub>DD3.3PD</sub>	PD# = 0; Full capacitive loads		150	600	μA
Input frequency	F <sub>i</sub>	V <sub>DD</sub> = 3.3 V	12	14.318	16	MHz
Input Capacitance <sup>1</sup>	C <sub>IN</sub>	Logic Inputs			5	pF
	C <sub>INX</sub>	X1 & X2 pins	27	36	45	pF
Transition Time <sup>1</sup>	T <sub>Trans</sub>	To first crossing of target Freq.		0.65	2	ms
Settling Time <sup>1</sup>	T <sub>S</sub>	From first crossing to 1% of target Freq.		0.35	3	ms
Clk Stabilization <sup>1</sup>	T <sub>STAB</sub>	From V <sub>DD</sub> = 3.3 V to 1% target Freq.		<1.5	2	ms
Skew <sup>1</sup>	T <sub>CPU-PCI</sub>	V <sub>T</sub> =1.5 V; f=66/100 MHz; V <sub>DD</sub> =V <sub>DDL</sub>	2	2.5	4	ns
	T <sub>CPU-PCI</sub>	V <sub>T</sub> =1.5 V; f=83/75 MHz; V <sub>DD</sub> =V <sub>DDL</sub>	2	4.25	5	ns
	T <sub>AGP-PCI</sub>	V <sub>T</sub> = 1.5 V; AGP leads		400	700	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.

### Electrical Characteristics - Input/Supply/Common Output Parameters

T<sub>A</sub> = 0 - 70° C; Supply Voltage V<sub>DD</sub> = 3.3 V +/-5%, V<sub>DDL</sub> = 2.5 V +/-5% (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Supply Current	I <sub>DD2.5OP66</sub>	Select @ 66.8MHz; C <sub>L</sub> =0; all outputs running		15	30	mA
	I <sub>DD2.5OP100</sub>	Select @ 100MHz; C <sub>L</sub> =0; all outputs running		18	35	mA

<sup>1</sup>Guaranteed by design, not 100% tested in production.



### Electrical Characteristics - CPU3.3

$T_A = 0 - 70^\circ \text{C}$ ;  $V_{DD} = V_{DDL} = 3.3 \text{ V} \pm 5\%$ ;  $C_L = 20 \text{ pF}$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	$V_{OH2B}$	$I_{OH} = -28 \text{ mA}$	2.5	2.6		V
Output Low Voltage	$V_{OL2B}$	$I_{OL} = 24 \text{ mA}$		0.34	0.4	V
Output High Current	$I_{OH2B}$	$V_{OH} = 2.0 \text{ V}$		-29	-23	mA
Output Low Current	$I_{OL2B}$	$V_{OL} = 0.8 \text{ V}$	33	52		mA
Rise Time	$t_{r2B}^1$	$V_{OL} = 0.4 \text{ V}$ , $V_{OH} = 2.4 \text{ V}$		1	2	ns
Fall Time	$t_{f2B}^1$	$V_{OH} = 2.4 \text{ V}$ , $V_{OL} = 0.4 \text{ V}$		0.9	2	ns
Duty Cycle	$d_{t2B}^1$	$V_T = 1.5 \text{ V}$	45	52	55	%
Skew	$t_{sk2B}^1$	$V_T = 1.5 \text{ V}$		90	175	ps
Jitter, Single Edge Displacement <sup>2</sup>	$t_{j\text{srd}2B}^1$	$V_T = 1.5 \text{ V}$ ; $f=66/100 \text{ MHz}$		150	320	ps
		$V_T = 1.5 \text{ V}$ ; $f=75/83 \text{ MHz}$		285	550	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.

<sup>2</sup>Edge displacement of a period relative to a 10-clock-cycle rolling average period.

### Electrical Characteristics - CPU2.5

$T_A = 0 - 70^\circ \text{C}$ ;  $V_{DD} = 3.3 \text{ V} \pm 5\%$ ,  $V_{DDL} = 2.5 \text{ V} \pm 5\%$ ;  $C_L = 20 \text{ pF}$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	$V_{OH2B}$	$I_{OH} = -8.0 \text{ mA}$	2	2.2		V
Output Low Voltage	$V_{OL2B}$	$I_{OL} = 12 \text{ mA}$		0.22	0.4	V
Output High Current	$I_{OH2B}$	$V_{OH} = 1.7 \text{ V}$		-20	-16	mA
Output Low Current	$I_{OL2B}$	$V_{OL} = 0.7 \text{ V}$	19	39		mA
Rise Time	$t_{r2B}^1$	$V_{OL} = 0.4 \text{ V}$ , $V_{OH} = 2.0 \text{ V}$		1	1.6	ns
Fall Time	$t_{f2B}^1$	$V_{OH} = 2.0 \text{ V}$ , $V_{OL} = 0.4 \text{ V}$		0.9	1.6	ns
Duty Cycle	$d_{t2B}^1$	$V_T = 1.25 \text{ V}$	45	51	55	%
Skew	$t_{sk2B}^1$	$V_T = 1.25 \text{ V}$		110	175	ps
Jitter, Single Edge Displacement <sup>2</sup>	$t_{j\text{srd}2B}^1$	$V_T = 1.25 \text{ V}$ ; $f=66/100 \text{ MHz}$		170	340	ps
		$V_T = 1.25 \text{ V}$ ; $f=75/83 \text{ MHz}$		310	680	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.

<sup>2</sup>Edge displacement of a period relative to a 10-clock-cycle rolling average period.



### Electrical Characteristics - PCICLK

T<sub>A</sub> = 0 - 70° C; V<sub>DD</sub> = 3.3 V +/-5%, V<sub>DDL</sub> = 2.5 V +/-5%; C<sub>L</sub> = 30 pF (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V <sub>OH1</sub>	I <sub>OH</sub> = -28 mA	2.4	3		V
Output Low Voltage	V <sub>OL1</sub>	I <sub>OL</sub> = 23 mA		0.32	0.4	V
Output High Current	I <sub>OH1</sub>	V <sub>OH</sub> = 2.0 V		-60	-40	mA
Output Low Current	I <sub>OL1</sub>	V <sub>OL</sub> = 0.8 V	41	54		mA
Rise Time <sup>1</sup>	t <sub>r1</sub>	V <sub>OL</sub> = 0.4 V, V <sub>OH</sub> = 2.4 V		1.6	2	ns
Fall Time <sup>1</sup>	t <sub>f1</sub>	V <sub>OH</sub> = 2.4 V, V <sub>OL</sub> = 0.4 V		1.3	2	ns
Duty Cycle <sup>1</sup>	d <sub>tl</sub>	V <sub>T</sub> = 1.5 V	45	51	55	%
Skew <sup>1</sup>	t <sub>sk1</sub>	V <sub>T</sub> = 1.5 V		100	250	ps
Jitter, Single Edge Displacement <sup>2</sup>	t <sub>jsrd1</sub>	V <sub>T</sub> = 1.5 V		220	500	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.

<sup>2</sup>Edge displacement of a period relative to a 10-clock-cycle rolling average period.

### Electrical Characteristics - SDRAM

T<sub>A</sub> = 0 - 70° C; V<sub>DD</sub> = 3.3 V +/-5%, V<sub>DDL</sub> = 2.5 V +/-5%; C<sub>L</sub> = 30 pF (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V <sub>OH3</sub>	I <sub>OH</sub> = -24 mA	2.4	2.9		V
Output Low Voltage	V <sub>OL3</sub>	I <sub>OL</sub> = 23 mA		0.35	0.4	V
Output High Current	I <sub>OH3</sub>	V <sub>OH</sub> = 2.0 V		-68	-40	mA
Output Low Current	I <sub>OL3</sub>	V <sub>OL</sub> = 0.8 V	41	53		mA
Rise Time	T <sub>r3</sub> <sup>1</sup>	V <sub>OL</sub> = 0.4 V, V <sub>OH</sub> = 2.4 V		1.4	2	ns
Fall Time	T <sub>f3</sub> <sup>1</sup>	V <sub>OH</sub> = 2.4 V, V <sub>OL</sub> = 0.4 V		1.4	2	ns
Duty Cycle	D <sub>t3</sub> <sup>1</sup>	V <sub>T</sub> = 1.5 V	48	54	60	%
Skew <sup>1</sup>	T <sub>sk1</sub>	V <sub>T</sub> = 1.5 V, Sdram 0,8,9,12 Window		140	250	ps
		V <sub>T</sub> = 1.5 V, Sdram 2,4,5,6 Window		120		
		V <sub>T</sub> = 1.5 V, Sdram 1,3,7,10,11 Window		140		
Propagation Delay	T <sub>prop</sub>	V <sub>T</sub> = 1.5 V		3.5	4.5	ns

<sup>1</sup>Guaranteed by design, not 100% tested in production.



## Electrical Characteristics - AGP

$T_A = 0 - 70^\circ\text{C}$ ;  $V_{DD} = 3.3\text{ V} \pm 5\%$ ,  $V_{DDL} = 2.5\text{ V} \pm 5\%$ ;  $C_L = 30\text{ pF}$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	$V_{OH1}$	$I_{OH} = -28\text{ mA}$	2.4	3		V
Output Low Voltage	$V_{OL1}$	$I_{OL} = 23\text{ mA}$		0.32	0.4	V
Output High Current	$I_{OH1}$	$V_{OH} = 2.0\text{ V}$		-60	-40	mA
Output Low Current	$I_{OL1}$	$V_{OL} = 0.8\text{ V}$	41	54		mA
Rise Time <sup>1</sup>	$t_{r1}$	$V_{OL} = 0.4\text{ V}$ , $V_{OH} = 2.4\text{ V}$		1.3	2	ns
Fall Time <sup>1</sup>	$t_{f1}$	$V_{OH} = 2.4\text{ V}$ , $V_{OL} = 0.4\text{ V}$		1.2	2	ns
Duty Cycle <sup>1</sup>	$d_{t1}$	$V_T = 1.5\text{ V}$ , AGP0	45	51	55	%
		$V_T = 1.5\text{ V}$ , AGP1:2	48	53	58	%
Skew <sup>1</sup>	$t_{sk1}$	$V_T = 1.5\text{ V}$		110	250	ps
Jitter, Single Edge Displacement <sup>2</sup>	$t_{j\text{srd}1}$	$V_T = 1.5\text{ V}$ , AGP0		660	1200	ps
		$V_T = 1.5\text{ V}$ , AGP1:2		310	650	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.

<sup>2</sup>Edge displacement of a period relative to a 10-clock-cycle rolling average period.

## Electrical Characteristics - REF0, 48MHz

$T_A = 0 - 70^\circ\text{C}$ ;  $V_{DD} = 3.3\text{ V} \pm 5\%$ ,  $V_{DDL} = 2.5\text{ V} \pm 5\%$ ;  $C_L = 20\text{ pF}$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	$V_{OH5}$	$I_{OH} = -16\text{ mA}$	2.4	2.6		V
Output Low Voltage	$V_{OL5}$	$I_{OL} = 9\text{ mA}$		0.24	0.4	V
Output High Current	$I_{OH5}$	$V_{OH} = 2.0\text{ V}$		-32	-22	mA
Output Low Current	$I_{OL5}$	$V_{OL} = 0.8\text{ V}$	16	28		mA
Rise Time <sup>1</sup>	$t_{r5}$	$V_{OL} = 0.4\text{ V}$ , $V_{OH} = 2.4\text{ V}$		1.5	4	ns
Fall Time <sup>1</sup>	$t_{f5}$	$V_{OH} = 2.4\text{ V}$ , $V_{OL} = 0.4\text{ V}$		2.1	4	ns
Duty Cycle <sup>1</sup>	$d_{t5}$	$V_T = 1.5\text{ V}$ , REF0	50	55	60	%
		$V_T = 1.5\text{ V}$ , 48M	46	55	56	%
Jitter, Single Edge Displacement <sup>2</sup>	$t_{j\text{srd}5}$	$V_T = 1.5\text{ V}$ , REF0		430	750	ps
		$V_T = 1.5\text{ V}$ , 48M		790	1200	ps
Jitter, Absolute <sup>1</sup>	$t_{j\text{abs}5}$	$V_T = 1.5\text{ V}$ , REF0	-550	350	550	ps
		$V_T = 1.5\text{ V}$ , 48M	-700	520	700	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.

<sup>2</sup>Edge displacement of a period relative to a 10-clock-cycle rolling average period.





**General Layout Precautions:**

- 1) Use a ground plane on the top routing layer of the PCB in all areas not used by traces.
- 2) Make all power traces and ground traces as wide as the via pad for lower inductance.

**Notes:**


- ① All clock outputs should have provisions for a 15pf capacitor between the clock output and series terminating resistor. Not shown in all places to improve readability of diagram.
- ② Optional crystal load capacitors are recommended. They should be included in the layout but not inserted unless needed.

**Component Values:**

- C1 : Crystal load values determined by user
- C2 : 22 $\mu$ F/20V/D case/Tantalum  
AVX TAJD226M020R
- C3 : 15pF capacitor
- FB = Fair-Rite products 2512066017X1
- All unmarked capacitors are 0.01 $\mu$ F ceramic


**Connections to VDD:**

- Best
- Okay
- Avoid
- Avoid



- = Routed Power
- = Ground Connection Key (component side copper)
- = Ground Plane Connection
- = Power Route Connection
- = Solder Pads
- = Clock Load

# ICS9148-111



SYMBOL	COMMON DIMENSIONS			VARIATIONS	D			N	
	MIN.	NOM.	MAX.		MIN.	NOM.	MAX.		
A	.095	.101	.110	<b>SSOP Package</b>	AC	.620	.625	.630	48
A1	.008	.012	.016						
A2	.088	.090	.092						
B	.008	.010	.0135						
C	.005	-	.010						
D	See Variations								
E	.292	.296	.299						
e	0.025 BSC								
H	.400	.406	.410						
h	.010	.013	.016						
L	.024	.032	.040						
N	See Variations								
α	0°	5°	8°						
X	.085	.093	.100						

## Ordering Information

ICS9148yF-111

Example:

**ICS XXXX y F - PPP**

