Signetics

FAST Products

FEATURES

- · Combines demultiplexer and 8-bit latch
- · Serial-to-parallel capability
- · Output from each storage bit avallable
- · Random (addressable) data entry
- · Easily expandable
- · Common reset input
- · Useful as a 1-of-8 active-High decoder

DESCRIPTION

The 74F259 addressable latch has four distinct modes of operation which are selectable by controlling the Master Reset (MR) and Enable (E) inputs (see Function Table). In the addressable latch mode, data at the Data inputs is written into the addressed latches. The addressed latches will follow the Data input with all unaddressed latches remaining in their previous states. In the store mode, all latches remain in their previous states and are unaffected by the Data or Address inputs. To eliminate the possibility of entering erroneous data in the latches, the Enable should be held High (inactive) while the address lines are changing. In the 1-0f-8 decoding or demultiplexing mode (MR=E=Low), addressed outputs will follow the level of the Data input, with all other outputs Low. In the Master Reset mode, all outputs are Low and unaffected by the Address and Data inputs.

FAST 74F259 Latch

Product Specification

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F259	7.5n s	31mA

ORDERING INFORMATION


PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
16-Pin Plastic DIP	N74F259N
16-Pin Plastic SO	N74F259D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOADVALUE HIGH/LOW
D	Data input	1.0/1.0	20μA/0.6mA
A ₀ , A ₁ , A ₂	Address inputs	1.0/1.0	20μA/0.6mA
Ē	Enable input (active Low)	1.0/1.0	20μA/0.6mA
MR	Master Reset inputs (active Low)	1.0/1.0	20μA/0.6mA
Q ₀ - Q ₇	Data outputs	50/33	1.0mA/20mA


One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

PIN CONFIGURATION





LOGIC SYMBOL(IEEE/IEC)




April 11, 1989

6-312

853-0362-96316

FAST 74F259



FAST 74F259

FU	N	CI	1OI	ıΤ	ΔB	II F

		OUTPUTS						INPUTS						
OPERATING MODI	a ,	Q ₆	Q ₅	Q ₄	O3	Q ₂	Q	o _o	A ₂	A,	A ₀	Đ	Ē	MR
Master Reset	L	L	L	L	L	L	L	L	L	Х	X	X	Н	L
	L	Ĺ	L	L	L	L	L	Q=d	L	L	L	d	L	L
Demultiplex	L	L	L	L	L	L	Q=d	L	L	L	Н	d	L	L
(active-High decoder	L	L	L	L	L	Q=d	L	L	L	н	L	đ	L	L
when D=H)										.				
			-		•	•	•		•	•	•		•	
								•	•	.				
	Q=d	L	L	L	L	L	L	L	н	н	н	d	L	L
Store (do nothing)	97	q ₆	9 ₅	q ₄	q_3	92	q ₁	q _o	Х	Х	Х	Х	Н	Н
	9 ₇	96	q ₅	q ₄	q ₃	q_2	q ₁	Q=d	L	L	L	d	L	Н
	q ₇	q _e	9 5	q ₄	q_3	q_2	Q=d	q _o	L	L	н	d	L	Н
Addressable	q ₇	q ₆	95	$q_{\underline{a}}$	q_3	Q⊨d	q,	q _o	L	Н	L	d	L	н
Latch	•		•	•	•		•	•	•		•		•	
		•	•	•	•	•	•	•	•		•	•	•	•
	Q=d	q _e	9 5	$\mathbf{q_4}$	q ₃	q_2	q,	q _o	н	н	н	d	L	н

H = High voltage level
L = Low voltage level

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
v _{cc}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to +V _{CC}	٧
I _{OUT}	Current applied to output in Low output state	40	mA
T _A	Operating free-air temperature range	0 to +70	°C
T _{STG}	Storage temperature	-65 to +150	°C

X = Don't care

d = High or Low data one setup time prior to the Low-to-High Enable transition

q = Lower case letters indicate the state of the referenced output established during the last cycle in which it was addressed or cleared.

FAST 74F259

RECOMMENDED OPERATING CONDITIONS

SYMBOL			LIMITS					
	PARAMETER	Min	Nom	Max	UNIT			
v _{cc}	Supply voltage	4.5	5.0	5.5	V			
V _{iH}	High-level input voltage	2.0			V			
V _{IL}	Low-level input voltage			0.8	٧			
I _K	Input clamp current			-18	m A			
Гон	High-level output current			-1	mA			
loL	Low-level output current			20	mA			
T _A	Operating free-air temperature range	0		70	•€			

DC FL FCTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	PARAMETER							
SYMBOL			TEST CONDITIONS ¹			Typ ²	Max	TINU
.	Mark day and a same and a		V _{CC} = MIN, V _{IL} = MAX	±10%V _{CC}	2.5			v
V _{ОН}	High-level output voltage		V _{IH} = MIN, I _{OH} = MAX	±5%V _{CC}	2.7	3.4		٧
v	V _{OL} Low-level output voltage		V _{CC} = MIN, V _{IL} = MAX	±10%V _{CC}		0.35	0.50	V
OL			V _{IH} = MIN, I _{OL} = MAX	±5%V _{CC}		0.35	0.50	٧
V _{IK}	Input clamp voltage		V _{CC} = MIN, I _I = I _{IK}			-0.73	-1.2	٧
1,	Input current at maximum input voltage		V _{CC} = MAX, V _I = 7.0V			100	μА	
l _{IIH}	High-level input current		V _{CC} = MAX, V ₁ = 2.7V			20	μA	
I _{IL}	Low-level input current		V _{CC} = MAX, V ₁ = 0.5V				-0.6	m#
1 _{os}	Short circuit output current	Pa .	V _{CC} = MAX		-60		-150	mA
25_	Supply current (total)	Іссн	V _{CC} = MAX	·		24	46	mA
u	Supply current (total)	ICCL	· ·			37	75	mA

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at V_{CC} = 5V, T_A = 25°C.
 3. To reduce the effect of external noise during test.
- A. Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

FAST 74F259

AC ELECTRICAL CHARACTERISTICS

	PARAMETER	TEST CONDITION	LIMITS						
SYMBOL				T _A = +25°C V _{CC} = 5V C _L = 50pf R _L = 5000	=	$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT	
			Min	Тур	Max	Min	Max	1	
t _{PLH}	Propagation delay D to O _n	Waveform 1	4.0 3.0	7.0 5.0	9.0 7.0	4.0 2.5	10.0 7.5	ns	
^t PLH ^t PHL	Propagation delay	Waveform 1	4.5 3.0	8.0 5.0	10.5 7.0	4.5 3.0	12.0 8.0	ns	
t _{PLH}	Propagation delay A _n to Q _n	Waveform 2	5.0 4.0	10.0 8.5	14.0 9.5	5.0 4.0	14.5 10.0	ns	
t _{PHL}	Propagation delay MR to Q	Waveform 3	5.0	7.0	9.0	4.5	10.0	ns	

AC SETUP REQUIREMENTS

		TEST CONDITION	LIMITS					
SYMBOL	PARAMETER			T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω		T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R _L = 500Ω		UNIT
			Min	Тур	Max	Min	Max	
t _s (H) t _s (L)	Setup time, High or Low D to E	Waveform 4	3.0 6.5			3.0 7.0		ns
t _h (H) t _h (L)	Hold time, High or Low D to E	Waveform 4	0			0		ns
t _s (H) t _s (L)	Setup time, High or Low	Waveform 5	2.0 2.0			2.0 2.0		ns
t _h (H) t _h (L)	Hold time, High or Low A _n to E ²	Waveform 5	0			0		ns
ţ,(L)	E Pulse width, Low	Waveform 1	7.5			8.0	 	ns
t,(L)	MR Pulse width, Low	Waveform 3	3.0			3.0	1	ns


NOTES:

^{1.} The Address to Enable setup time is the time before the High-to-Low Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.

^{2.}The Address to Enable hold time is the time before the Low-to-High Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.

FAST 74F259

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS

