
- **Members of the Texas Instruments** Widebus™ Family
- State-of-the-Art *EPIC-IIB™* BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per **JEDEC Standard JESD-17**
- Typical V_{OLP} (Output Ground Bounce) < 1 V at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$
- Distributed V_{CC} and GND Pin Configuration **Minimizes High-Speed Switching Noise**
- Flow-Through Architecture Optimizes PCB
- High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OI})
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

The 'ABT16952 are 16-bit registered transceivers that contain two sets of D-type flip-flops for temporary storage of data flowing in either direction. The 'ABT16952 can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input provided that the clock-enable (CLKENAB or CLKENBA) input is low. Taking the output-enable (OEAB or OEBA) input low accesses the data on either port.

SN54ABT16952 . . . WD PACKAGE SN74ABT16952...DGG OR DL PACKAGE (TOP VIEW)



To ensure the high-impedance state during power up or power down, $\overline{\sf OE}$ should be tied to ${\sf V}_{\sf CC}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16952 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT16952 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.



SN54ABT16952, SN74ABT16952 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS082C - FEBRUARY 1991 - REVISED JANUARY 1997

FUNCTION TABLE†


	OUTPUT			
CLKENAB	CLKAB	OEAB	Α	В
Н	Х	L	Χ	В ₀ ‡ В ₀ ‡
Х	L	L	Χ	в ₀ ‡
L	\uparrow	L	L	L
L	\uparrow	L	Н	Н
Х	X	Н	Χ	Z

[†] A-to-B data flow is shown; B-to-A data flow is similar, but uses CLKENBA, CLKBA, and OEBA.




[‡]Level of B before the indicated steady-state input conditions were established

logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To Seven Other Channels



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (except I/O ports) (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, VO	–0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABT16952	96 mA
SN74ABT16952	
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 2): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T _{Stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

				16952	SN74ABT16952		UNIT
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	VIH High-level input voltage			EM	2		V
V _{IL}	/IL Low-level input voltage					0.8	V
VI	V _I Input voltage			Vcc	0	VCC	V
ІОН	IOH High-level output current		(2)	-24		-32	mA
loL	DL Low-level output current		200	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	72	10		10	ns/V
TA	Operating free-air temperature		– 55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

SN54ABT16952, SN74ABT16952 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS082C - FEBRUARY 1991 - REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		Т	A = 25°C	;	SN54AB	Г16952	SN74ABT16952		UNIT	
PAR	RAMETER	TEST CONDITIONS		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII	
VIK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2		-1.2		-1.2	V	
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5			
		$V_{CC} = 5 V$,	$I_{OH} = -3 \text{ mA}$	3			3		3		V	
VOH		V _{CC} = 4.5 V	$I_{OH} = -24 \text{ mA}$	2			2				·	
		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2			
\/01		V _{CC} = 4.5 V	I _{OL} = 48 mA			0.55		0.55			V	
VOL		VCC = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	V	
V _{hys}					100			2			mV	
١.	Control inputs	V 55V	V _I = V _{CC} or GND			±1		<u>±</u> 1		±1	μА	
l _l	A or B ports	VCC = 5.5 V,				±100		±100		±100	μΑ	
lozh‡		$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.7 \text{ V}$			50	2	50		50	μΑ	
I _{OZL} ‡		$V_{CC} = 5.5 \text{ V},$	V _O = 0.5 V			- 50	50	- 50		-50	μΑ	
I _{off}		$V_{CC} = 0$,	V_I or $V_O \le 4.5 \text{ V}$			±100	90			±100	μΑ	
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50	Q	50		50	μΑ	
I _O §		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-200	-50	-200	-50	-200	mA	
	A or B ports $V_{CC} = 5.5 \text{ V},$ $I_{O} = 0,$ $V_{I} = V_{CC} \text{ or GND}$	Vcc = 5.5 V.	Outputs high			2		2		2		
Icc		$I_O = 0$,	Outputs low			35		35		35	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled			2		2		2		
ΔICC¶		$V_{CC} = 5.5 \text{ V}$, One in Other inputs at V_{CC}				0.5		0.5		0.5	mA	
Ci	Control inputs	V _I = 2.5 V or 0.5 V			3						pF	
Cio	A or B ports	V _O = 2.5 V or 0.5 V			8.5						pF	

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] The parameters IOZH and IOZL include the input leakage current.

[§] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[¶] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)


			V _{CC} = 5 V, T _A = 25°C		SN54ABT16952		SN74ABT16952		UNIT
					MIN	MAX	MIN	MAX	
fclock	clock Clock frequency				0	150	0	150	MHz
t _W †	Pulse duration, CLKAB or CLKBA high or low		3.3		3.3	7	3.3		ns
	t _{SU} Setup time, before CLKAB↑ or CLKBA↑	A or B	3.5		3.5		3.5		20
^t su		CLKENAB or CLKENBA	3		3		3		ns
th Hold time, after CLKAB↑	Hold time,	A or B	1		0 1		1		ne
	after CLKAB↑ or CLKBA↑ CLKENBA or CLKENBA		1		Q 1		1		ns

[†] This parameter is warranted, but not production tested.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54ABT16952		SN74ABT16952		UNIT
	(INFO1)	(001F01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			150			150	N	150		MHz
^t PLH	CLK	A or B	1	2.6	3.9	1	4.4	1	4.3	ns
^t PHL		AOIB	1	2.6	4.2	1,0	4.6	1	4.5	115
^t PZH	<u></u>	A or B	1	2.5	3.8	1	4.7	1	4.6	20
t _{PZL}	ŌĒ	AUID	1	2.8	5.1	371	6.1	1	6	ns
^t PHZ	ŌĒ	A or B	1.7	3.4	4.7	Q1.7	6.1	1.7	5.5	20
t _{PLZ}		AUIB	1.3	3	3.9	1.3	4.8	1.3	4.2	ns

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{Q} = 50 Ω , t_{f} \leq 2.5 ns, t_{f} \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated