

# SN74ALS996 8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LATCHES

D2854, OCTOBER 1984—REVISED JUNE 1986

- 3-State I/O-Type Read-Back Inputs
- Bus-Structured Pinout
- $T/\bar{C}$  Determines True or Complementary Data at Q Outputs
- Package Options Include Plastic "Small Outline" Packages, Both Plastic and Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

## description

These 8-bit registers are designed specifically for storing the contents of the input data bus plus providing the capability of reading-back the stored data onto that bus. The Q outputs are designed with bus-driving capability.

The edge-triggered flip-flops enter the data on the low-to-high transition of the clock (CLK) when enable ( $\overline{EN}$ ) is low. Data can be read-back onto the data inputs by taking the read input ( $\overline{RD}$ ) low, in addition to having  $\overline{EN}$  low. Whenever  $\overline{EN}$  is high, both the read-back and write modes are disabled. Transitions on  $\overline{EN}$  should only be made with CLK high in order to prevent false clocking.


The polarity of the Q outputs can be controlled by the polarity input  $T/\bar{C}$ . When  $T/\bar{C}$  is high, Q will be the same as is stored in the flip-flops. When  $T/\bar{C}$  is low, the output data will be inverted. The Q outputs can be placed in a high-impedance state by taking the output control ( $\overline{G}$ ) high. The output control  $\overline{G}$  does not affect the internal operations of the register. Old data can be retained or new data can be entered while the outputs are off.

A low level at the clear input ( $\overline{CLR}$ ) resets the internal registers low. The clear function is asynchronous and overrides all other register functions.


The -1 version of the SN74ALS996 is identical to the standard version except that the recommended maximum  $I_{OL}$  is increased to 48 milliamperes.

The SN74ALS996 is characterized for operation from 0°C to 70°C.

DW OR NT PACKAGE  
(TOP VIEW)




FN PACKAGE  
(TOP VIEW)



NC—No internal connection.


# SN74ALS996 8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LATCHES

logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)




Pin numbers shown are for DW and NT packages.

2

ALS and AS Circuits

**timing diagram**

(T/ $\bar{C}$  = H)



<sup>†</sup>This hold time ensures the readback circuit will not create a conflict on the input data bus.

# SN74ALS996

## 8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LATCHES

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$	7 V
Input voltage ( $\overline{G}$ , $\overline{RD}$ , $\overline{EN}$ , $CLK$ , $\overline{CLR}$ , and $T/\overline{C}$ )	7 V
Voltage applied to D inputs and to disabled 3-state outputs	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

### recommended operating conditions

		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	4.5	5	5.5	V
$V_{IH}$	High-level input voltage	2			V
$V_{IL}$	Low-level input voltage			0.8	V
$I_{OH}$	High-level output current	Q		-2.6	mA
		D		-0.4	
$I_{OL}$	Low-level output current	Q		24	mA
				48 <sup>†</sup>	
		D		8	
$f_{clock}$	Clock frequency	0		35	MHz
$t_w$	Pulse duration	$\overline{CLR}$ low		10	ns
		CLK low		14.5	
		CLK high		14.5	
$t_{su}$	Setup time	Data before $CLK^{\dagger}$		15	ns
		$\overline{EN}$ low before $CLK^{\dagger}$		10	
		CLK high before $\overline{EN}^{\dagger}$		15	
		$\overline{CLR}$ high (inactive) before $CLK^{\dagger}$		10	
$t_h$	Hold time	Data after $CLK^{\dagger}$		0	ns
		$\overline{EN}$ low after $CLK^{\dagger}$		5	
		$\overline{RD}$ high after $CLK^{\dagger}$ <sup>§</sup>		5	
$T_A$	Operating free-air temperature	0		70	°C

<sup>†</sup>The 48-mA limit applies only to the -1 versions and only if  $V_{CC}$  is maintained between 4.75 V and 5.25 V.

<sup>‡</sup>This setup time guarantees that  $\overline{EN}$  will not false clock the data register.

<sup>§</sup>This hold time ensures there will be no conflict on the input data bus.

2

ALS and AS Circuits

# SN74ALS996 8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LATCHES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>IK</sub>		V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA				-1.2	V
V <sub>OH</sub>	All outputs	V <sub>CC</sub> = 4.5 V to 5.5 V, I <sub>OH</sub> = -0.4 mA		V <sub>CC</sub> -2			V
	Q	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -2.6 mA		2.4	3.2		
V <sub>OL</sub>	D	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 4 mA		0.25		0.4	V
		V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 8 mA		0.35		0.5	
	Q	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 12 mA		0.25		0.4	
		V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 24 mA		0.35		0.5	
		V <sub>CC</sub> = 4.75 V, I <sub>OL</sub> = 48 mA (-1 versions)		0.35		0.5	
I <sub>OZH</sub>	Q	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 2.7 V				20	μA
I <sub>OZL</sub>		V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0.4 V				-20	
I <sub>I</sub>	D inputs	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 5.5 V				0.1	mA
	All others	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 7 V				0.1	
I <sub>IH</sub>	D inputs <sup>‡</sup>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 2.7 V				20	μA
	All others					20	
I <sub>IL</sub>	D inputs <sup>‡</sup>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0.4 V				-0.1	mA
	All others					-0.1	
I <sub>O</sub> <sup>§</sup>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.25 V				-30	-112	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V,		Q outputs high		35		mA
	EN, RD low		Q outputs low		55		
			Q outputs disabled		42		

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>‡</sup> For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

<sup>§</sup> The output conditions have been chosen to produce current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>.

## switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF, T <sub>A</sub> = 25°C			V <sub>CC</sub> = 4.5 V to 5.5 V, C <sub>L</sub> = 50 pF, T <sub>A</sub> = 0°C to 70°C			UNIT
			MIN	TYP	MAX	MIN	MAX		
f <sub>max</sub>			40			35			MHz
t <sub>PLH</sub>	CLK (T/ $\bar{C}$ = H or L)	Q	16			5			ns
t <sub>PHL</sub>			24			28			
t <sub>PLH</sub>	$\bar{C}LR$ (T/ $\bar{C}$ = L)	Q	15			7			ns
t <sub>PHL</sub>			23			27			
t <sub>PLH</sub>	$\bar{C}LR$ (T/ $\bar{C}$ = H)	Q	13			7			ns
t <sub>PHL</sub>			19			23			
t <sub>PLH</sub>	T/ $\bar{C}$	Q	13			5			ns
t <sub>PHL</sub>			20			23			
t <sub>PHL</sub>	$\bar{C}LR$	D	19			8			ns
t <sub>en</sub>	$\bar{RD}$	D	9			3			ns
t <sub>dis</sub>			15			16			
t <sub>en</sub>	$\bar{EN}$	D	9			3			ns
t <sub>dis</sub>			14			19			
t <sub>en</sub>	$\bar{C}$	Q	10			3			ns
t <sub>dis</sub>			16			19			
t <sub>en</sub>	$\bar{C}$	Q	8			4			ns
t <sub>dis</sub>			13			15			
t <sub>dis</sub>	$\bar{C}$	Q	4			1			ns
t <sub>dis</sub>			8			10			







t<sub>en</sub> = t<sub>PZH</sub> or t<sub>PZL</sub>

t<sub>dis</sub> = t<sub>PHZ</sub> or t<sub>PLZ</sub>

2  
ALS and AS Circuits

**SN74ALS996**  
**8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LATCHES**

**PARAMETER MEASUREMENT INFORMATION**



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses have the following characteristics: PRR  $\leq$  1 MHz,  $t_r = t_f = 2$  ns, duty cycle = 50%.  
 D. When measuring propagation delay times of 3-state outputs, switch S1 is open.

FIGURE 1