

# 54AC11138, 74AC11138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

D3102, MAY 1988 – REVISED APRIL 1993

- **Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems**
- **Incorporates Three Enable Inputs to Simplify Cascading and/or Data Reception**
- **Flow-Through Architecture Optimizes PCB Layout**
- **Center-Pin  $V_{CC}$  and GND Configurations Minimize High-Speed Switching Noise**
- **EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process**
- **500-mA Typical Latch-Up Immunity at 125°C**
- **Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs**


## description

The 'AC11138 circuit is designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.


The conditions at the binary-select inputs and the three enable inputs select one of eight input lines. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

The 54AC11138 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The 74AC11138 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

54AC11138 ... J PACKAGE  
74AC11138 ... D OR N PACKAGE  
(TOP VIEW)



54AC11138 ... FK PACKAGE  
(TOP VIEW)



NC – No internal connection

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the Terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1993, Texas Instruments Incorporated


# 54AC11138, 74AC11138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

D3102, MAY 1988 – REVISED APRIL 1993

FUNCTION TABLE

ENABLE INPUTS			SELECT INPUTS			OUTPUTS							
G1	$\overline{G2A}$	$\overline{G2B}$	C	B	A	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	H	X	X	X	X	H	H	H	H	H	H	H	H
X	X	H	X	X	X	H	H	H	H	H	H	H	H
L	X	X	X	X	X	H	H	H	H	H	H	H	H
H	L	L	L	L	L	L	H	H	H	H	H	H	H
H	L	L	L	L	H	H	L	H	H	H	H	H	H
H	L	L	L	H	L	H	H	L	H	H	H	H	H
H	L	L	L	H	H	H	H	L	H	H	H	H	H
H	L	L	H	L	L	H	H	H	H	L	H	H	H
H	L	L	H	L	H	H	H	H	H	H	L	H	H
H	L	L	H	H	L	H	H	H	H	H	H	L	H
H	L	L	H	H	H	H	H	H	H	H	H	H	L

## logic symbols (alternatives)†




† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

# 54AC11138, 74AC1138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

D3102, MAY 1988 – REVISED APRIL 1993

logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 200$ mA
Storage temperature range .....	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

# 54AC11138, 74AC11138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

D3102, MAY 1988 – REVISED APRIL 1993

## recommended operating conditions

		54AC11138			74AC11138			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$	Supply voltage	3	5	5.5	3	5	5.5	V
$V_{IH}$	High-level input voltage	$V_{CC} = 3\text{ V}$	2.1		2.1			V
		$V_{CC} = 4.5\text{ V}$	3.15		3.15			
		$V_{CC} = 5.5\text{ V}$	3.85		3.85			
$V_{IL}$	Low-level input voltage	$V_{CC} = 3\text{ V}$	0.9		0.9			V
		$V_{CC} = 4.5\text{ V}$	1.35		1.35			
		$V_{CC} = 5.5\text{ V}$	1.65		1.65			
$V_I$	Input voltage	0	$V_{CC}$		0	$V_{CC}$		V
$V_O$	Output voltage	0	$V_{CC}$		0	$V_{CC}$		V
$I_{OH}$	High-level output current	$V_{CC} = 3\text{ V}$	-4		-4			mA
		$V_{CC} = 4.5\text{ V}$	-24		-24			
		$V_{CC} = 5.5\text{ V}$	-24		-24			
$I_{OL}$	Low-level output current	$V_{CC} = 3\text{ V}$	12		12			mA
		$V_{CC} = 4.5\text{ V}$	24		24			
		$V_{CC} = 5.5\text{ V}$	24		24			
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10		0	10		ns/V
$T_A$	Operating free-air temperature	-55	125		-40	85		°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$V_{CC}$	$T_A = 25^\circ\text{C}$			54AC11138		74AC11138		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$V_{OH}$	$I_{OH} = -50\ \mu\text{A}$	3 V	2.9			2.9		2.9	V	
		4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
	$I_{OH} = -4\ \text{mA}$	3 V	2.58			2.4		2.48		
		4.5 V	3.94			3.7		3.8		
	$I_{OH} = -24\ \text{mA}$	4.5 V	3.94			4.7		4.8		
		5.5 V	4.94			3.85				
$I_{OH} = -50\ \text{mA}^\dagger$	5.5 V						3.85			
$V_{OL}$	$I_{OL} = 50\ \mu\text{A}$	3 V			0.1	0.1		0.1	V	
		4.5 V			0.1	0.1		0.1		
		5.5 V			0.1	0.1		0.1		
	$I_{OL} = 12\ \text{mA}$	3 V			0.36	0.5		0.44		
		4.5 V			0.36	0.5		0.44		
	$I_{OL} = 24\ \text{mA}$	4.5 V			0.36	0.5		0.44		
		5.5 V			0.36	0.5		0.44		
$I_{OL} = 50\ \text{mA}^\dagger$	5.5 V				1.65					
$I_{OL} = 75\ \text{mA}^\dagger$	5.5 V						1.65			
$I_I$	$V_I = V_{CC}$ or GND	5.5 V		$\pm 0.1$		$\pm 1$		$\pm 1$	$\mu\text{A}$	
$I_{CC}$	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		4		80		40	$\mu\text{A}$	
$C_i$	$V_I = V_{CC}$ or GND	5 V		3.5					pF	

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



# 54AC11138, 74AC11138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

D3102, MAY 1988 – REVISED APRIL 1993

**switching characteristics over recommended operating free-air temperature range,  
V<sub>CC</sub> = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25°C			54AC11138		74AC11138		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A, B, C	Any Y	1.5	8.3	10.2	1.5	12.3	1.5	11.4	ns
t <sub>PHL</sub>			1.5	8.9	10.9	1.5	13.2	1.5	12.2	
t <sub>PLH</sub>	G1	Any Y	1.5	7.2	9.2	1.5	10.8	1.5	10.2	ns
t <sub>PHL</sub>			1.5	7.3	9.4	1.5	11.3	1.5	10.5	
t <sub>PLH</sub>	$\overline{G2A}, \overline{G2B}$	Any Y	1.5	8.2	10.4	1.5	12.3	1.5	11.5	ns
t <sub>PHL</sub>			1.5	8.3	10.4	1.5	12.5	1.5	11.6	



**switching characteristics over recommended operating free-air temperature range,  
V<sub>CC</sub> = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25°C			54AC11138		74AC11138		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A, B, C	Any Y	1.5	5.7	7.3	1.5	8.7	1.5	8.1	ns
t <sub>PHL</sub>			1.5	6.2	7.9	1.5	9.5	1.5	8.8	
t <sub>PLH</sub>	G1	Any Y	1.5	5.1	6.9	1.5	7.9	1.5	7.5	ns
t <sub>PHL</sub>			1.5	5.2	6.9	1.5	8.3	1.5	7.7	
t <sub>PLH</sub>	$\overline{G2A}, \overline{G2B}$	Any Y	1.5	5.8	7.6	1.5	8.9	1.5	8.3	ns
t <sub>PHL</sub>			1.5	5.6	7.5	1.5	9	1.5	8.3	

**operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C**

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance per gate	C <sub>L</sub> = 50 pF, f = 1 MHz	51	pF

## PARAMETER MEASUREMENT INFORMATION




- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>r</sub> = 3 ns, t<sub>f</sub> = 3 ns.  
 C. The outputs are measured one at a time with one input transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**

**54AC11138, 74AC11138  
3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS**

D3102, MAY 1988 – REVISED APRIL 1993

**TYPICAL APPLICATION DATA**




Pin numbers shown are for the D, J, and N packages.

**Figure 2. 24-Bit Decoding Scheme**

# 54AC11138, 74AC11138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

D3102, MAY 1988 – REVISED APRIL 1993

## TYPICAL APPLICATION DATA



Pin numbers shown are for the D, J, and N packages.

Figure 3. 32-Bit Decoding Scheme



