




**P-Channel Enhancement-Mode MOSFET**


Low  $V_{GS(th)}$   $V_{DS-20V}$   $R_{DS(on)}$  0.13 $\Omega$   $I_D$  -2.3A

**TO-236AB (SOT-23)**

*New Product*  
**TRENCH GENFET**




Top View





**Pin Configuration**

- 1. Gate
- 2. Source
- 3. Drain



Dimensions in inches and (millimeters)



Mounting Pad Layout

**Mechanical Data**

**Case:** SOT-23 Plastic Package  
**Weight:** approx. 0.008g  
**Marking Code:** 01

**Features**

- Advanced Trench Process Technology
- High density cell design for ultra-low on-resistance
- Popular SOT-23 package with copper lead frame for superior thermal and electrical capabilities
- Compact and low profile
- -2.5V rated

**Maximum Ratings and Thermal Characteristics** ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	-20	V
Gate-Source-Voltage	$V_{GS}$	$\pm 8$	V
Continuous Drain Current $T_J = 150^\circ\text{C}$	$I_D$	-2.3 -1.5	A
Pulsed Drain Current <sup>(1)</sup>	$I_{DM}$	-10	A
Maximum Power Dissipation <sup>(2)</sup>	$P_D$	1.25 0.8	W
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to +150	$^\circ\text{C}$
Maximum Junction-to-Ambient Thermal Resistance <sup>(2)</sup>	$R_{\theta JA}$	100	$^\circ\text{C/W}$

**Note:**

- (1) Pulse width limited by maximum junction temperature.
- (2) Surface mounted on FR4 board,  $t \leq 5$  sec.



# P-Channel Enhancement-Mode MOSFET

## Electrical Characteristics (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Static</b>						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = -250μA	-20	—	—	V
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250μA	-0.45	—	—	V
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>DS</sub> = 0V, V <sub>GS</sub> = ±8V	—	—	±100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = -16V, V <sub>GS</sub> = 0V	—	—	-1.0	μA
		V <sub>DS</sub> = -16V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 55°C	—	—	-10	
On-State Drain Current <sup>(1)</sup>	I <sub>D(on)</sub>	V <sub>DS</sub> ≤ -5V, V <sub>GS</sub> = -4.5V	-6	—	—	A
		V <sub>DS</sub> ≤ -5V, V <sub>GS</sub> = -2.5V	-3	—	—	
Drain-Source On-State Resistance <sup>(1)</sup>	R <sub>DSON</sub>	V <sub>GS</sub> = -4.5V, I <sub>D</sub> = -2.8A	—	95	130	mΩ
		V <sub>GS</sub> = -2.5V, I <sub>D</sub> = -2.0A	—	122	190	
Forward Transconductance <sup>(1)</sup>	g <sub>fs</sub>	V <sub>DS</sub> = -5V, I <sub>D</sub> = -2.8A	—	6.5	—	S
<b>Dynamic</b>						
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> = -6V, V <sub>GS</sub> = -4.5V I <sub>D</sub> = -2.8A	—	5.4	10	nC
Gate-Source Charge	Q <sub>gs</sub>		—	0.8	—	
Gate-Drain Charge	Q <sub>gd</sub>		—	1.1	—	
Turn-On Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> = -6V, R <sub>L</sub> = 6Ω I <sub>D</sub> ≈ -1A, V <sub>GEN</sub> = -4.5V R <sub>G</sub> = 6Ω	—	5	25	ns
Rise Time	t <sub>r</sub>		—	19	60	
Turn-Off Delay Time	t <sub>d(off)</sub>		—	95	110	
Fall Time	t <sub>f</sub>		—	65	80	
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = -6V, V <sub>GS</sub> = 0V f = 1.0MHz	—	447	—	pF
Output Capacitance	C <sub>oss</sub>		—	124	—	
Reverse Transfer Capacitance	C <sub>rss</sub>		—	80	—	
<b>Source-Drain Diode</b>						
Maximum Diode Forward Current	I <sub>S</sub>	—	—	—	-1.6	A
Diode Forward Voltage	V <sub>SD</sub>	I <sub>S</sub> = -1.6A, V <sub>GS</sub> = 0V	—	-0.8	-1.2	V

**Note:**


(1) Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2%




**P-Channel Enhancement-Mode MOSFET**

**Ratings and Characteristic Curves** ( $T_A = 25^\circ\text{C}$  unless otherwise noted)


**Fig. 1 – Output Characteristics**




**Fig. 2 – Transfer Characteristics**




**Fig. 3 – Threshold Voltage vs. Temperature**




**Fig. 4 – On-Resistance vs. Drain Current**



**Fig. 5 – On-Resistance vs. Junction Temperature**



**Fig. 6 – On-Resistance vs. Gate-to-Source Voltage**



P-Channel Enhancement-Mode MOSFET

Ratings and Characteristic Curves (T<sub>A</sub> = 25°C unless otherwise noted)

Fig. 7 – Gate Charge




Fig. 8 – Capacitance




Fig. 9 – Source-Drain Diode Forward Voltage




Fig. 10 – Thermal Impedance




Fig. 11 – Power vs. Pulse Duration




Fig. 12 – Maximum Safe Operating Area

