

**ADVANCED INFORMATION** 

SEPTEMBER 2010

# 1Mx18, 512Kx36 18Mb QUAD-P (Burst 4) SYNCHRONOUS SRAM

(2.5 Cycle Read Latency)

## FEATURES

- 512Kx36 and 1Mx18 configuration available.
- On-chip delay-locked loop (DLL) for wide data valid window.
- Separate read and write ports with concurrent read and write operations.
- Synchronous pipeline read with late write operation.
- Double data rate (DDR) interface for read and write input ports.
- 2.5 cycle read latency.
- Fixed 4-bit burst for read and write operations.
- Clock stop support.
- Two input clocks (K and K#) for address and control registering at rising edges only.
- Two echo clocks (CQ and CQ#) that are delivered simultaneously with data.
- Data Valid Pin (QVLD).
- +1.8V core power supply and 1.5, 1.8V VDDQ, used with 0.75, 0.9V VREF.
- HSTL input and output levels.
- Registered addresses, write and read controls, byte writes, data in, and data outputs.
- Full data coherency.
- Boundary scan using limited set of JTAG 1149.1 functions.
- Byte write capability.
- Fine ball grid array (FBGA) package:
  - 13mmx15mm and 15mmx17mm body size 165-ball (11 x 15) array
- Programmable impedance output drivers via 5x user-supplied precision resistor.
- ODT(On-Die Termination) feature is supported optionally on Input clocks, Data input, and Control signals.

### DESCRIPTION

The 18Mb IS61QDPB451236 and IS61QDPB41M18 are synchronous, high-performance CMOS static random access memory (SRAM) devices. These SRAMs have separate I/Os, eliminating the need for high-speed bus turnaround. The rising edge of K clock initiates the read/write operation, and all internal operations are self-timed. Refer to the *Timing Reference Diagram for Truth Table* for a description of the basic operations of these QUAD-P (Burst of 4) SRAMs. Read and write addresses are registered on alternating rising edges of the K clock. Reads and writes are performed in double data rate.

The following are registered internally on the rising edge of the K clock:

- Read/write address
- Read enable
- Write enable
- Byte writes for burst addresses 1 and 3
- Data-in for burst addresses 1 and 3

The following are registered on the rising edge of the K# clock:

- Byte writes for burst addresses 2 and 4
- Data-in for burst addresses 2 and 4

Byte writes can change with the corresponding data-in to enable or disable writes on a per-byte basis. An internal write buffer enables the data-ins to be registered one cycle after the write address. The first data-in burst is clocked one cycle later than the write command signal, and the second burst is timed to the following rising edge of the K# clock. Two full clock cycles are required to complete a write operation.

During the burst read operation, the data-outs from the first and third bursts are updated from output registers of the third and fourth rising edges of the K# clock (starting 2.5 cycles later after read command). The data-outs from the second and fourth bursts are updated with the fourth and fifth rising edges of the K clock where the read command receives at the first rising edge of K. Two full clock cycles are required to complete a read operation.

The device is operated with a single +1.8V power supply and is compatible with HSTL I/O interfaces.

Copyright © 2010 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution. Inc is adequately protected under the circumstances

Integrated Silicon Solution, Inc.- www.issi.com Rev. 00A 5/12/2010



# Package ballout and description

x36 FBGA	Ball	ballout	(Тор	View)
----------	------	---------	------	-------

-	1	2	3	4	5	6	7	8	9	10	11
А	CQ#	NC/SA <sup>1</sup>	NC/SA <sup>1</sup>	W#	BW <sub>2</sub> #	K#	BW₁#	R#	NC/SA <sup>1</sup>	NC/SA <sup>1</sup>	CQ
В	Q27	Q18	D18	SA	BW <sub>3</sub> #	К	BW <sub>0</sub> #	SA	D17	Q17	Q8
С	D27	Q28	D19	$V_{SS}$	SA	NC	SA	$V_{SS}$	D16	Q7	D8
D	D28	D20	Q19	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	Q16	D15	D7
Е	Q29	D29	Q20	$V_{\text{DDQ}}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{\text{DDQ}}$	Q15	D6	Q6
F	Q30	Q21	D21	$V_{\text{DDQ}}$	$V_{DD}$	V <sub>SS</sub>	$V_{DD}$	$V_{DDQ}$	D14	Q14	Q5
G	D30	D22	Q22	$V_{\text{DDQ}}$	$V_{\text{DD}}$	$V_{SS}$	$V_{\text{DD}}$	$V_{\text{DDQ}}$	Q13	D13	D5
Н	Doff#	$V_{REF}$	V <sub>DDQ</sub>	$V_{\text{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\text{DDQ}}$	V <sub>DDQ</sub>	$V_{REF}$	ZQ
J	D31	Q31	D23	$V_{\text{DDQ}}$	$V_{\text{DD}}$	$V_{SS}$	$V_{\text{DD}}$	$V_{\text{DDQ}}$	D12	Q4	D4
к	Q32	D32	Q23	$V_{\text{DDQ}}$	$V_{\text{DD}}$	$V_{SS}$	$V_{\text{DD}}$	$V_{\text{DDQ}}$	Q12	D3	Q3
L	Q33	Q24	D24	$V_{\text{DDQ}}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{\text{DDQ}}$	D11	Q11	Q2
М	D33	Q34	D25	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	D10	Q1	D2
Ν	D34	D26	Q25	$V_{SS}$	SA	SA	SA	$V_{SS}$	Q10	D9	D1
Р	Q35	D35	Q26	SA	SA	QVLD	SA	SA	Q9	D0	Q0
R	TDO	TCK	SA	SA	SA	ODT	SA	SA	SA	TMS	TDI

Notes:

1. The following balls are reserved for higher densities: 9A for 36Mb, 3A for 72Mb, 10A for 144Mb, and 2A for 288Mb.

	1	2	3	4	5	6	7	8	9	10	11
А	CQ#	NC/SA <sup>1</sup>	NC/SA <sup>1</sup>	W#	BW₁#	K#	NC/SA <sup>1</sup>	R#	SA	NC/SA <sup>1</sup>	CQ
В	NC	Q9	D9	SA	NC	К	BW <sub>0</sub> #	SA	NC	NC	Q8
С	NC	NC	D10	$V_{SS}$	SA	NC	SA	$V_{SS}$	NC	Q7	D8
D	NC	D11	Q10	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	NC	NC	D7
Е	NC	NC	Q11	$V_{\text{DDQ}}$	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{\text{DDQ}}$	NC	D6	Q6
F	NC	Q12	D12	$V_{\text{DDQ}}$	$V_{\text{DD}}$	Vss	V <sub>DD</sub>	$V_{\text{DDQ}}$	NC	NC	Q5
G	NC	D13	Q13	$V_{\text{DDQ}}$	$V_{\text{DD}}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{\text{DDQ}}$	NC	NC	D5
Н	Doff#	V <sub>REF</sub>	$V_{DDQ}$	$V_{\text{DDQ}}$	$V_{\text{DD}}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{\text{DDQ}}$	V <sub>DDQ</sub>	V <sub>REF</sub>	ZQ
J	NC	NC	D14	$V_{\text{DDQ}}$	$V_{DD}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	NC	Q4	D4
к	NC	NC	Q14	$V_{\text{DDQ}}$	$V_{\text{DD}}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{\text{DDQ}}$	NC	D3	Q3
L	NC	Q15	D15	$V_{\text{DDQ}}$	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{\text{DDQ}}$	NC	NC	Q2
М	NC	NC	D16	Vss	Vss	Vss	Vss	Vss	NC	Q1	D2
Ν	NC	D17	Q16	$V_{SS}$	SA	SA	SA	$V_{SS}$	NC	NC	D1
Р	NC	NC	Q17	SA	SA	QVLD	SA	SA	NC	D0	Q0
R	TDO	TCK	SA	SA	SA	ODT	SA	SA	SA	TMS	TDI
Not	tes:										

1. The following balls are reserved for higher densities: 3A for 36Mb, 10A for 72Mb, 2A for 144Mb, and 7A for 288Mb.

## IS61QDPB41M18A IS61QDPB451236A Ball Description




Ball Descrip	otion	
Symbol	Туре	Description
К, К#	Input	Input clock: This input clock pair registers address and control inputs on the rising edge of K, and registers data on the rising edge of K and the rising edge of K#. K# is ideally 180 degrees out of phase with K. All synchronous inputs must meet setup and hold times around the clock rising edges. These balls cannot remain VREF level.
CQ, CQ#	Output	Synchronous echo clock outputs: The edges of these outputs are tightly matched to the synchronous data outputs and can be used as a data valid indication. These signals run freely and do not stop when Q tri-states.
Doff#	Input	DLL disable and reset input : when low, this input causes the DLL to be bypassed and reset the previous DLL information. When high, DLL will start operating and lock the frequency after tCK lock time. The device behaves in 1.0 read latency mode when the DLL is turned off. In this mode, the device can be operated at a frequency of up to 167 MHz.
QVLD	Output	Valid output indicator: The Q Valid indicates valid output data. QVLD is edge aligned with CQ and CQ#.
SA	Input	Synchronous address inputs: These inputs are registered and must meet the setup and hold times around the rising edge of K. These inputs are ignored when device is deselected.
D0 - Dn	Input	Synchronous data inputs: Input data must meet setup and hold times around the rising edges of K and K# during WRITE operations. See BALL CONFIGURATION figures for ball site location of individual signals. The x18 device uses D0~D17. D18~D35 should be treated as NC pin. The x36 device uses D0~D35.
Q0 - Qn	Output	Synchronous data outputs: Output data is synchronized to the respective C and C#, or to the respective K and K# if C and /C are tied to high. This bus operates in response to R# commands. See BALL CONFIGURATION figures for ball site location of individual signals. The x18 device uses Q0~Q17. Q18~Q35 should be treated as NC pin. The x36 device uses Q0~Q35.
W#	Input	Synchronous write: When low, this input causes the address inputs to be registered and a WRITE cycle to be initiated. This input must meet setup and hold times around the rising edge of K.
R#	Input	Synchronous read: When low, this input causes the address inputs to be registered and a READ cycle to be initiated. This input must meet setup and hold times around the rising edge of K.
BW <sub>x</sub> #	Input	Synchronous byte writes: When low, these inputs cause their respective byte to be registered and written during WRITE cycles. These signals are sampled on the same edge as the corresponding data and must meet setup and hold times around the rising edges of K and #K for each of the two rising edges comprising the WRITE cycle. See Write Truth Table for signal to data relationship.
V <sub>REF</sub>	-	HSTL input reference voltage: Nominally VDDQ/2, but may be adjusted to improve system noise margin. Provides a reference voltage for the HSTL input buffers.
V <sub>DD</sub>	supply	Power supply: 1.8 V nominal. See DC Characteristics and Operating Conditions for range.
V <sub>DDQ</sub>	supply	Power supply: Isolated output buffer supply. Nominally 1.5 V. See DC Characteristics and Operating Conditions for range.
V <sub>SS</sub>	supply	Ground
ZQ	Input	Output impedance matching input: This input is used to tune the device outputs to the system data bus impedance. Q and CQ output impedance are set to 0.2xRQ, where RQ is a resistor from this ball to ground. This ball can be connected directly to VDDQ, which enables the minimum impedance mode. This ball cannot be connected directly to VSS or left unconnected. In ODT (On Die Termination) enable devices, the ODT termination values tracks the value of RQ. The ODT range is selected by ODT control input.
TMS, TDI, TCK	Input	IEEE1149.1 test inputs: 1.8 V I/O levels. These balls may be left not connected if the JTAG function is not used in the circuit.
TDO	Input	IEEE1149.1 clock input: 1.8 V I/O levels. This ball must be tied to VSS if the JTAG function is not used in the circuit.
NC	-	No connect: These signals should be left floating or connected to ground to improve package heat dissipation.
ODT	Input	ODT control; Refer to SRAM features for the details.



# **SRAM Features description**

## **Block Diagram**



Note: Numerical values in parentheses refer to the x18 device configuration.

## **Read Operations**

The SRAM operates continuously in a burst-of-four mode. Read cycles are started by registering R# in active low state at the rising edge of the K clock. R# can be activated every other cycle because two full cycles are required to complete the burst of four in DDR mode. A set of free-running echo clocks, CQ and CQ#, are produced internally with timings identical to the data-outs. The echo clocks can be used as data capture clocks by the receiver device.

The data corresponding to the first address is clocked 2.5 cycles later by the rising edge of the K# clock. The data corresponding to the second burst is clocked 3 cycles later by the following rising edge of the K clock. The third dataout is clocked by the subsequent rising edge of the K# clock, and the fourth data-out is clocked by the subsequent rising edge of the K clock.

A NOP operation (R# is high) does not terminate the previous read.

## Write Operations

Write operations can also be initiated at every other rising edge of the K clock whenever W# is low. The write address is provided simultaneously. Again, the write always occurs in bursts of four.

The write data is provided in a 'late write' mode; that is, the data-in corresponding to the first address of the burst, is presented 1 cycle later or at the rising edge of the following K clock. The data-in corresponding to the second write burst address follows next, registered by the rising edge of K#. The third data-in is clocked by the subsequent rising edge of the K clock, and the fourth data-in is clocked by the subsequent rising edge of the K clock.



The data-in provided for writing is initially kept in write buffers. The information in these buffers is written into the array on the third write cycle. A read cycle to the last two write addresses produces data from the write buffers. The SRAM maintains data coherency.

During a write, the byte writes independently control which byte of any of the four burst addresses is written (see *X18/X36 Write Truth Tables* and *Timing Reference Diagram for Truth Table*).

Whenever a write is disabled (W# is high at the rising edge of K), data is not written into the memory.

## **RQ Programmable Impedance**

An external resistor, RQ, must be connected between the ZQ pin on the SRAM and Vss to enable the SRAM to adjust its output driver impedance. The value of RQ must be 5x the value of the intended line impedance driven by the SRAM. For example, an RQ of  $250\Omega$  results in a driver impedance of  $50\Omega$ . The allowable range of RQ to guarantee impedance matching is between  $175\Omega$  and  $350\Omega$  with V<sub>DDQ</sub>=1.5V. The RQ resistor should be placed less than two inches away from the ZQ ball on the SRAM module. The capacitance of the loaded ZQ trace must be less than 7.5pF.

The ZQ pin can also be directly connected to  $V_{\text{DDQ}}$  to obtain a minimum impedance setting. ZQ must never be connected to  $V_{ss}$ .

## **Programmable Impedance and Power-Up Requirements**

Periodic readjustment of the output driver impedance is necessary as the impedance is greatly affected by drifts in supply voltage and temperature. At power-up, the driver impedance is in the middle of allowable impedances values. The final impedance value is achieved within 1024 clock cycles.

## **Depth Expansion**

Separate input and output ports enable easy depth expansion, as each port can be selected and deselected independently. Read and write operations can occur simultaneously without affecting each other. Also, all pending read and write transactions are always completed prior to deselecting the corresponding port.

### Valid Data Indicator (QVLD)

A data valid pin (QVLD) is available to assist in high-speed data output capture. This output signal is edge-aligned with the echo clock and is asserted HIGH half a cycle before valid read data is available and asserted LOW half a cycle before the final valid read data arrives.

## Delay Lock Loop (DLL)

Delay Lock Loop (DLL) is a new system to align the output data coincident with clock rising or falling edge to enhance the output valid timing characteristics. It is locked to the clock frequency and is constantly adjusted to match the clock frequency. Therefore device can have stable output over the temperature and voltage variation.

DLL has a limitation of locking range and jitter adjustment which are specified as tKHKH and tKCvar respectively in the AC timing characteristics. In order to turn this feature off, applying logic low to the Doff# pin will bypass this. In the DLL off mode, the device behaves with 1.0 cycle latency and a longer access time which is known in DDR-I or old QUAD mode.

The DLL can also be reset without power down by toggling Doff# pin low to high or stopping the input clocks K and K# for a minimum of 30ns.(K and K# must be stayed either at higher than VIH or lower than VIL level. Remaining Vref is not permitted.) DLL reset must be issued when power up or when clock frequency changes abruptly. After DLL being reset, it gets locked after 2048 cycles of stable clock.




## **ODT (On Die Termination)**

On Die Termination (ODT) is a feature that allows a SRAM to turn on/off termination resistance for ODT pins. The ODT feature is designed to improve signal integrity of the memory channel by allowing the SRAM controller to independently turn on/off termination resistance for any or all SRAM devices.

ODT can have three status, High, Low, and Floating. Each status can have different ODT termination values which tracks the value of RQ (See the picture below)

In DDR-II+ devices having common I/O bus, ODT is automatically enabled when the device inputs data and disabled when the device outputs data.

Fig. Functional representation of ODT



	R1	R2	R3
Option1 <sup>3</sup>	0.3x	0.6x	0.6x
Option	RQ <sup>1</sup>	RQ <sup>2</sup>	RQ <sup>2</sup>
Option2 <sup>4</sup>	ODT	0.6x	ODT
Optionz	disable	$RQ^2$	disable

### Notes

1. Allowable range of RQ to guarantee impedance matching a tolerance of  $\pm 20\%$  is  $175\Omega < RQ < 350\Omega$ .

2. Allowable range of RQ to guarantee impedance matching a tolerance of  $\pm 20\%$  is  $175\Omega < RQ < 250\Omega$ .

3. ODT control pin is connected to VDDQ through  $3.5k\Omega$ . Therefore it is recommended to connect it to VSS through less than  $100\Omega$  to make it low.

4. ODT control pin is connected to VSS through  $3.5k\Omega$ . Therefore it is recommended to connect it to VDDQ through less than  $100\Omega$  to make it high.



## ODT PINS

## 1) ODT Pin in option1


-. ODT for K, K#, Ds(in separate I/O), BWx# are always ON.

-. ODT for DQs(in common I/O device) will be on and off depending on the status. Read command will turn ODT off as the following rule.


Off: First Read Command + Read Latency - 0.5 cycle

On: Last Read Command + Read Latency + BL/2 cycle + 0.5 cycle (See below timing chart)


Example1) BL=2, RL(Read Latency=2.5)



## Example2) BL=4, RL(Read Latency=2.5)



## Example3) BL=2, RL(Read Latency=2.0)



## 2) ODT Pin in option2

-. Same ODT pin rule of option1 applies except K and K#. They are always OFF with this option.



## **Power-Up and Power-Down Sequences**

The recommendation of voltage apply sequence is :  $V_{DD} \rightarrow V_{DDQ} \xrightarrow{1} \rightarrow V_{REF} \xrightarrow{2} \rightarrow V_{IN}$ Notes:  $V_{DDQ}$  can be applied concurrently with  $V_{DD}$ .  $V_{REF}$  can be applied concurrently with  $V_{DDQ}$ .

After power and clock signals are stabilized, device can be ready for normal operation after tKC-Lock cycles. In tKC-lock cycle period, device initializes internal logics and locks DLL. Depending on /Doff status, locking DLL will be skipped. The following timing pictures are possible examples of power up sequence.

### Sequence1. /Doff is fixed low

After tKC-lock cycle of stable clock, device is ready for normal operation.

	Power On stage	Unstable Clock Period	Stable Clock period	Read to use
K K#			XXX>-{{-(XXX)	
			- ←	
VDD			>tKC-lock for device initialization	
VDDQ				
VREF				
VIN	/	·		

Note) All inputs including clocks must be either logically High or Low during Power On stage. Timing above shows only one of cases.

#### Sequence2. /Doff is controlled and goes high after clock being stable.

Power On stage	Unstable Clock Period	Stable Clock period	Read to use
X		XXXXXXX	
	/	>tKC-lock for device initialization	
/			
	Power On stage	-	Power On stage Unstable Clock Period Stable Clock period

Note) All inputs including clocks must be either logically High or Low during Power On stage. Timing above shows only one of cases.



### Sequence3. /Doff is controlled but goes high before clock being stable.

Because DLL has a risk to be locked with the unstable clock, DLL needs to be reset and locked with the stable input.

a) K-stop to reset. If K or K# stays at VIH or VIL for more than 30nS, DLL will be reset and ready to re-lock. In tKC-Lock period, DLL will be locked with a new stable value. Device can be ready for normal operation after that.

	Power On stage	Unstable Clock Period	K-Stop	Stable Clock period	Read to use
K K#				<u> </u>	XXXXXX
Doff#		/	<> >30nS	<ul> <li>&gt;tKC-lock for device initialization</li> </ul>	'n
VDD					
VDDQ					
VREF					
		/			
VIN					

Note) All inputs including clocks must be either logically High or Low during Power On stage. Timing above shows only one of cases.


a) /Doff Low to reset. If /Doff toggled low to high, DLL will be reset and ready to re-lock. In tKC-Lock period, DLL will be locked with a new stable value. Device can be ready for normal operation after that.

	Power On stage	Unstable Clock Period	Doff reset DLL	Stable Clock period	Read to use
K K#				<pre>XXX&gt;{}</pre>	XXXXXX
Doff#	/		↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	>tKC-lock for device	
VDD					
VDDQ					
VREF					
VIN					

Note) Applying DLL reset sequences (sequence 3a, 3b) are also required when operating frequency is changed without power off. Note) All inputs including clocks must be either logically High or Low during Power On stage. Timing above shows only one of cases.




**Application Example** 





## State Diagram




Notes:

- 1. Internal burst counter is fixed as four-bit linear; that is when first address is A0+0, next internal burst addresses are A0+1, A0+2, and A0+3
- 2. Read refers to read active status with R# = LOW. Read# refers to read inactive status with R# = HIGH.
- 3. Write refers to write active status with W# = LOW. Write# refers to write inactive status with W# = HIGH.
- 4. The read and write state machines can be active simultaneously.
- 5. State machine control timing sequence is controlled by K.



## **Timing Reference Diagram for Truth Table**

The *Timing Reference Diagram for Truth Table* is helpful in understanding the *Clock and Write Truth Tables*, as it shows the cycle relationship between clocks, address, data in, data out, and control signals. Read command is issued at the beginning of cycle "t". Write command is issued at the beginning of cycle "t+1".





## **Clock Truth Table**

Mode	Clock	Con	trols	Data In				Data Out			
Wode	к	R#	W#	D <sub>B</sub>	D <sub>B+1</sub>	D <sub>B+2</sub>	D <sub>B+3</sub>	Q <sub>A</sub>	Q <sub>A+1</sub>	Q <sub>A+2</sub>	<b>Q</b> <sub>A+3</sub>
Stop Clock	Stop	х	Х	Previous State	Previous State	Previous State	Previous State	Previous State	Previous State	Previous State	Previous State
No Operation (NOP)	$L \rightarrow H$	Н	Н	х	х	х	х	High-Z	High-Z	High-Z	High-Z
Read A	$L\toH$	L	х	Х	х	Х	х	D <sub>о∪т</sub> at K#(t+2.5)	D <sub>OUT</sub> at K (t+3.0)	D <sub>OUT</sub> at K# (t+3.5)	D <sub>OUT</sub> at K (t+4.0)
Write B	$L \rightarrow H$	х	L	D <sub>IN</sub> at K (t+2.0)	D <sub>IN</sub> at K#(t+2.5)	D <sub>IN</sub> at K (t+3.0)	D <sub>IN</sub> at K# (t+3.5)	х	Х	Х	Х

(Use the following table with the *Timing Reference Diagram for Truth Table*.)

Notes:

1. Internal burst counter is always fixed as four-bit.

2. X = "don't care"; H = logic "1"; L = logic "0".

3. A read operation is started when control signal R is active low

4. A write operation is started when control signal W is active low.

5. Before entering into stop clock, all pending read and write commands must be completed.

- 6. Consecutive read or write operations can be started only at every other K clock rising edge. If two read or write operations are issued in consecutive K clock rising edges, the second one will be ignored.
- 7. If both R# and W# are active low after a NOP operation, the write operation will be ignored.
- 8. For timing definitions, refer to the AC Timing Characteristics table. Signals must meet AC specifications at timings indicated in parenthesis with respect to switching clocks K and K#.

## x18 Write Truth Table

(Use the following table with the Timing Reference Diagram for Truth Table.)

Operation	K (t+2.0)	K# (t+2.5)	K (t+3.0)	K# (t+3.5)	BW <sub>0</sub> #	BW <sub>1</sub> #	D <sub>B</sub>	D <sub>B+1</sub>	D <sub>B+2</sub>	D <sub>B+3</sub>
Write Byte 0	$L\toH$				L	н	D0-8 (t+2.0)			
Write Byte 1	$L\toH$				н	L	D9-17 (t+2.0)			
Write All Bytes	$L\toH$				L	L	D0-17 (t+2.0)			
Abort Write	$L\toH$				н	н	Don't Care			
Write Byte 0		$L\toH$			L	н		D0-8 (t+2.5)		
Write Byte 1		$L\toH$			н	L		D9-17 (t+2.5)		
Write All Bytes		$L\toH$			L	L		D0-17 (t+2.5)		
Abort Write		$L\toH$			Н	н		Don't Care		
Write Byte 0			$L\toH$		L	н			D0-8 (t+3.0)	
Write Byte 1			$L\toH$		н	L			D9-17 (t+3.0)	
Write All Bytes			$L\toH$		L	L			D0-17 (t+3.0)	
Abort Write			$L\toH$		н	н			Don't Care	
Write Byte 0				$L\toH$	L	н				D0-8 (t+3.5)
Write Byte 1				$L\toH$	Н	L				D9-17 (t+3.5)
Write All Bytes				$L\toH$	L	L				D0-17 (t+3.5)
Abort Write				$L\toH$	н	н				Don't Care

#### Notes:

1. For all cases, W# needs to be active low during the rising edge of K occurring at time t.

 For timing definitions refer to the AC Timing Characteristics table. Signals must meet AC specifications with respect to switching clocks K and K#.



## x36 Write Truth Table

(Use the following table with the Timing Reference Diagram for Truth Table.)

Operation	K (t+2.0)	K# (t+2.5)	K (t+3.0)	K# (t+3.5)	BW <sub>0</sub> #	BW₁#	BW <sub>2</sub> #	BW <sub>3</sub> #	D <sub>B</sub>	D <sub>B+1</sub>	D <sub>B+2</sub>	D <sub>B+3</sub>
Write Byte 0	$L\toH$				L	Н	Н	Н	D0-8 (t+2.0)			
Write Byte 1	$L\toH$				н	L	н	н	D9-17 (t+2.0)			
Write Byte 2	$L\toH$				н	н	L	Н	D18-26 (t+2.0)			
Write Byte 3	$L\toH$				н	н	Н	L	D27-35 (t+2.0)			
Write All Bytes	$L\toH$				L	L	L	L	D0-35 (t+2.0)			
Abort Write	$L\toH$				н	н	н	н	Don't Care			
Write Byte 0		$L \rightarrow H$			L	Н	Н	Н		D0-8 (t+2.5)		
Write Byte 1		$L\toH$			н	L	Н	Н		D9-17 (t+2.5)		
Write Byte 2		$L \rightarrow H$			н	н	L	Н		D18-26 (t+2.5)		
Write Byte 3		$L\toH$			н	н	Н	L		D27-35 (t+2.5)		
Write All Bytes		$L\toH$			L	L	L	L		D0-35 (t+2.5)		
Abort Write		$L \rightarrow H$			н	Н	Н	Н		Don't Care		
Write Byte 0			$L\toH$		L	Н	Н	Н			D0-8 (t+3.0)	
Write Byte 1			$L \rightarrow H$		н	L	Н	Н			D9-17 (t+3.0)	
Write Byte 2			$L\toH$		н	н	L	Н			D18-26 (t+3.0)	
Write Byte 3			$L \rightarrow H$		н	н	Н	L			D27-35 (t+3.0)	
Write All Bytes			$L\toH$		L	L	L	L			D0-35 (t+3.0)	
Abort Write			$L \rightarrow H$		н	Н	Н	Н			Don't Care	
Write Byte 0				$L\toH$	L	н	Н	Н				D0-8 (t+3.5)
Write Byte 1				$L\toH$	н	L	н	н				D9-17 (t+3.5)
Write Byte 2				$L\toH$	н	н	L	Н				D18-26 (t+3.5)
Write Byte 3				$L\toH$	н	н	н	L				D27-35 (t+3.5)
Write All Bytes				$L\toH$	L	L	L	L				D0-35 (t+3.5)
Abort Write				$L\toH$	Н	Н	Н	Н				Don't Care

Notes:

1. For all cases, W# needs to be active low during the rising edge of K occurring at time t.

 For timing definitions refer to the AC Timing Characteristics table. Signals must meet AC specifications with respect to switching clocks K and K#.



# **Electrical Specifications**

## Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Units
Power Supply Voltage	V <sub>DD</sub>	-0.5	2.9	V
I/O Power Supply Voltage	V <sub>DDQ</sub>	-0.5	2.9	V
DC Input Voltage	V <sub>IN</sub>	-0.5	V <sub>DD</sub> +0.3	V
Data Out Voltage	V <sub>DOUT</sub>	-0.5	2.6	°C
Junction Temperature	TJ	-	110	°C
Storage Temperature	T <sub>STG</sub>	-55	+125	°C

Note:

Stresses greater than those listed in this table can cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this datasheet is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### **Operating Temperature Range**

Temperature Range	Symbol	Min	Max	Units
Commercial	T <sub>A</sub>	0	+70	°C
Industrial	T <sub>A</sub>	-40	+85	°C

## **DC Electrical Characteristics**

(Over the Operating Temperature Range,  $V_{DD}$ =1.8V±5%)

Parameter	Symbol	Min	Max	Units	Notes
x36 Average Power Supply Operating Current ( $I_{OUT}=0$ , $V_{IN}=V_{IH}$ or $V_{IL}$ )	I <sub>DD18</sub> I <sub>DD20</sub> I <sub>DD22</sub> I <sub>DD25</sub>	_	1300 1200 1100 1000	mA	1,2
x18 Average Power Supply Operating Current ( $I_{OUT}$ =0, $V_{IN}$ = $V_{IH}$ or $V_{IL}$ )	I <sub>DD18</sub> I <sub>DD20</sub> I <sub>DD22</sub> I <sub>DD25</sub>	_	1250 1150 1050 950	mA	1,2
Power Supply Standby Current (R#=V <sub>IH</sub> , W#=V <sub>IH</sub> . All other inputs=V <sub>IH</sub> or V <sub>IL</sub> , I <sub>IH</sub> =0)	<sub>SB18</sub>   <sub>SB20</sub>   <sub>SB22</sub>   <sub>SB25</sub>	_	380 360 340 320	mA	1,2
Input leakage current ( $0 \leq V_{IN} \leq V_{DDQ}$ for all input balls except $V_{REF},$ ZQ, TCK, TMS, TDI ball)	ILI	-2	+2	μA	3,4
Output leakage current $(0 \le V_{OUT} \le V_{DDQ}$ for all output balls except TDO ball; Output must be disabled.)	I <sub>LO</sub>	-2	+2	μA	
Output "high" level voltage (I <sub>OH</sub> =-0.1mA, ZQnorm)	V <sub>OH</sub>	V <sub>DDQ</sub> -0.2	V <sub>DDQ</sub>	V	
Output "low" level voltage (I <sub>OL</sub> =+0.1mA, ZQnorm)	V <sub>OL</sub>	V <sub>SS</sub>	V <sub>SS</sub> +0.2	V	

Notes: 1. IOUT = chip output current.

2. The numeric suffix indicates the part operating at speed, as indicated in AC Timing Characteristics table (that is, IDD25 indicates 2.5ns cycle

time).

3. ODT must be disabled.

4. Balls with ODT and DOFF# do not follow this spec,  $I_{LI} = \pm 100 uA$ .



## **Recommended DC Operating Conditions**

### (Over the Operating Temperature Range)

Parameter	Symbol	Min	Typical	Max	Units	Notes
Supply Voltage	V <sub>DD</sub>	1.8–5%	1.8	1.8+5%	V	1
Output Driver Supply Voltage	V <sub>DDQ</sub>	1.4	1.5	V <sub>DD</sub>	V	1
Input High Voltage	VIH	V <sub>REF</sub> +0.1	-	V <sub>DDQ</sub> +0.2	V	1, 2
Input Low Voltage	VIL	-0.2	-	V <sub>REF</sub> -0.1	V	1, 3
Input Reference Voltage	V <sub>REF</sub>	0.68	0.75	0.95	V	1, 5
Clock Signal Voltage	V <sub>IN-CLK</sub>	-0.2	-	V <sub>DDQ</sub> +0.2	V	1, 4

Notes:

1. All voltages are referenced to  $V_{\text{SS}}.$  All  $V_{\text{DD}},$   $V_{\text{DDQ}},$  and  $V_{\text{SS}}$  pins must be connected.


2. V<sub>IH</sub>(max) AC = See Overshoot and Undershoot Timings.

3.  $V_{IL}(min)$  AC = See Overshoot and Undershoot Timings.

4.  $V_{IN-CLK}$  specifies the maximum allowable DC excursions of each clock (K and K#).

5. Peak-to-peak AC component superimposed on  $V_{\text{REF}}$  may not exceed 5% of  $V_{\text{REF}}.$ 

## **Overshoot and Undershoot Timings**





## **Typical AC Input Characteristics**

Parameter	Symbol	Min	Max	Units	Notes
AC Input Logic HIGH	V <sub>IH</sub> (AC)	V <sub>REF</sub> +0.2		V	1, 2, 3, 4
AC Input Logic LOW	V <sub>IL</sub> (AC)		V <sub>REF</sub> -0.2	V	1, 2, 3, 4
Clock Input Logic HIGH	V <sub>IH-CLK</sub> (AC)	V <sub>REF</sub> +0.2		V	1, 2, 3
Clock Input Logic LOW	V <sub>IL-CLK</sub> (AC)		V <sub>REF</sub> -0.2	V	1, 2, 3

Notes:


1. The peak-to-peak AC component superimposed on  $V_{\text{REF}}$  may not exceed 5% of the DC component of  $V_{\text{REF}}$ .

2. Performance is a function of  $V_{IH}$  and  $V_{IL}$  levels to clock inputs.

3. See the AC Input Definition diagram.

4. See the AC Input Definition diagram. The signals should swing monotonically with no steps rail-to-rail with input signals never ringing back past V<sub>IH</sub> (AC) and V<sub>IL</sub> (AC) during the input setup and input hold window. V<sub>IH</sub> (AC) and V<sub>IL</sub> (AC) are used for timing purposes only.

## **AC Input Definition**



## **PBGA Thermal Characteristics**

Parameter	Symbol	Rating	Units
Thermal resistance from junction to ambient (airflow = 1m/s)	R <sub>0JA</sub>	TBD	°C/W
Thermal resistance from junction to pins	R <sub>θJB</sub>	TBD	°C/W
Thermal resistance from junction to case	$R_{ extsf{ heta}JC}$	TBD	°C/W

Note: these parameters are guaranteed by design and tested by a sample basis only.



## **Pin Capacitance**

Parameter	Symbol	Test Condition	Max	Units
Input or output capacitance except D and Q pins	C <sub>IN</sub> ,C <sub>O</sub>		5	pF
D and Q capacitance (D0–Dx, Q0-Qx)	C <sub>DQ</sub>	TA = 25°C, f = 1 MHz, VDD = 1.8V, VDDQ =	6	pF
Clocks Capacitance (K, K, C, C)	C <sub>CLK</sub>	1.5V	4	pF

Note: these parameters are guaranteed by design and tested by a sample basis only.

## **Programmable Impedance Output Driver DC Electrical Characteristics**

(Over the Operating Temperature Range, V<sub>DD</sub>=1.8V±5%, V<sub>DDQ</sub>=1.5V/1.8V)

Parameter	Symbol	Min	Max	Units	Notes
Output Logic HIGH Voltage	V <sub>OH</sub>	V <sub>DDQ</sub> /2 -0.12	$V_{DDQ}/2 + 0.12$	V	1, 3
Output Logic LOW Voltage	V <sub>OL</sub>	V <sub>DDQ</sub> /2 -0.12	$V_{DDQ}/2 + 0.12$	V	2, 3

Notes:

2.

1. For  $175\Omega \leq RQ \leq 350\Omega$ :

$$|I_{\text{DH}}| = \frac{\left(\frac{V_{\text{DDQ}}}{2}\right)}{\left(\frac{RQ}{5}\right)}$$
  
For 175 $\Omega \leq RQ \leq 350\Omega$ :

2

| Iol |= RQ 5

3. Parameter Tested with RQ=250 $\Omega$  and V<sub>DDQ</sub>=1.5V

## **AC Test Conditions**

(Over the Operating Temperature Range,  $V_{DD}$ =1.8V±5%)

Parameter	Symbol	Conditions	Units	Notes
Output Drive Power Supply Voltage	V <sub>DDQ</sub>	1.5	V	2
Input Logic HIGH Voltage	V <sub>IH</sub>	1.25	V	
Input Logic LOW Voltage	V <sub>IL</sub>	0.25	V	
Input Reference Voltage	V <sub>REF</sub>	0.75	V	
Input Rise Time	T <sub>R</sub>	2	V/ns	
Input Fall Time	T <sub>F</sub>	2	V/ns	
Output Timing Reference Level		V <sub>DDQ</sub> /2	V	
Clock Reference Level		0.75	V	
Output Load Conditions				1, 2
Notes:	· · ·		•	•


See AC Test Loading. 1.

Parameters are tested with RQ=250 $\Omega$  and VDDQ=1.5V, but ISSI devices are able to support V<sub>DDQ</sub>=1.4V to V<sub>DD</sub> 2.




## **AC Test Loading**


(a) Unless otherwise noted, AC test loading assume this condition.



(b) tCHQZ and tCHQX1 are specified with 5pF load capacitance and measured when transition occurs ±100mV from the steady state voltage.



(c)TDO





## **AC Timing Characteristics**

(Over the Operating Temperature Range, V<sub>DD</sub>=1.8V±5%, V<sub>DDQ</sub>=1.5V/1.8V)

Parameter	Symbol	18 (55	0MHz)	20 (50	0MHz)	22 (450	OMHz)	25 (40	0MHz)	Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max		
Clock											
Clock Cycle Time (K, K#)	tKHKH	1.82	8.40	2.00	8.40	2.2	8.40	2.50	8.40	ns	
Clock Phase Jitter (K, K#)	tKC var		0.15		0.15		0.15		0.20	ns	4
Clock High Time (K, K#)	tKHKL	0.4		0.4		0.4		0.4		cycle	
Clock Low Time (K, K#)	tKLKH	0.4		0.4		0.4		0.4		cycle	
Clock to Clock# (K, K#)	tKHK#H	0.82		0.90		0.99		1.13		ns	
DLL Lock Time (K)	tKC lock	2048		2048		2048		2048		cycles	5
Doff Low period to DLL reset	tDoffLowToReset	5		5		5		5		ns	
K static to DLL reset	tKCreset	30		30		30		30		ns	
Output Times			-		-			-		-	
K, K# High to Output Valid	tCHQV		0.45		0.45		0.45		0.45	ns	
K, K# High to Output Hold	tCHQX	-0.45		-0.45		-0.45		-0.45		ns	
K, K# High to Echo Clock Valid	tCHCQV		0.45		0.45		0.45		0.45	ns	
K, K# High to Echo Clock Hold	tCHCQX	-0.45		-0.45		-0.45		-0.45		ns	
CQ, CQ# High to Output Valid	tCQHQV		0.15		0.15		0.2		0.2	ns	6
CQ, CQ# High to Output Hold	tCQHQX	-0.15		-0.15		-0.2		-0.2		ns	6
K, High to Output High-Z	tCHQZ		0.45		0.45		0.45		0.45	ns	
K, High to Output Low-Z	tCHQX1	-0.45		-0.45		-0.45		-0.45		ns	
CQ, CQ# High to QVLD Valid	tQVLD	-0.15	0.15	-0.15	0.15	-0.20	0.20	-0.20	0.20	ns	
Setup Times								-		-	-
Address valid to K rising edge	tAVKH	0.23		0.25		0.30		0.40		ns	
R#,W# control inputs valid to K rising edge	tIVKH	0.23		0.25		0.30		0.40		ns	2
BW <sub>x</sub> # control inputs valid to K rising edge	tIVKH2	0.18		0.20		0.25		0.28		ns	2
Data-in valid to K, K# rising edge	tDVKH	0.18		0.20		0.25		0.28		ns	
Hold Times											
K rising edge to address hold	tKHAX	0.23		0.25		0.30		0.40		ns	2
K rising edge to R#,W# control inputs hold	tKHIX	0.23		0.25		0.30		0.40		ns	2
K rising edge to BW <sub>x</sub> # control inputs hold	tKHIX2	0.18		0.20		0.25		0.28		ns	
K, K# rising edge to data-in hold	tKHDX	0.18		0.20		0.25		0.28		ns	

#### Notes:

1. All address inputs must meet the specified setup and hold times for all latching clock edges.

2. Control signals are R#, W#, BW<sub>0</sub>#, BW<sub>1</sub># and (BW<sub>2</sub>#, BW<sub>3</sub># for x36)


To avoid bus contention, at a given voltage and temperature tCHQX1 is bigger than tCHQZ. The specs as shown do not imply bus contention because tCHQX1 is a MIN parameter that is worst case at totally different test conditions (0 C, 1.9V) than tCHQZ, which is a MAX parameter (worst case at 70 C, 1.7V) It is not possible for two SRAMs on the same board to be at such different voltage and temperature.
 Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.

5.  $V_{DD}$  slew rate must be less than 0.1V DC per 50ns for DLL lock retention. DLL lock time begins once  $V_{DD}$  and input clock are stable.

6. The data sheet parameters reflect tester guard bands and test setup variations.



## **Read and Deselect Cycles Timing Diagram**




#### Notes:

1. Q1-0, Q1-1, Q1-2, and Q1-3 refer to the output from address A1, Internal burst counter will assign them separately.

2. Outputs are disabled one cycle after NOP.



## Write and NOP Timing Diagram




#### Notes:

- 1. D1-0, D1-1, D1-2, and D1-3 refer to the output from address A1, Internal burst counter will assign them separately.
- 2. B1-0 refers to all BWx# byte controls for D1-0. B1-1, B1-2, and B1-3 refer to all BWx# byte controls for D1-1, D1-2, and D1-3 respectively.
- 3. B2-0 refers to all BWx# byte controls for D2-0. B2-1, B2-2, and B2-3 refer to all BWx# byte controls for D2-1, D2-2, and D2-3 respectively.



## Read, Write, and NOP Timing Diagram



Notes:

- 1. If address A3 = A2, data Q3-0 = D2-0, data Q3-1 = D2-1, data Q3-2 = D2-2, data Q3-3 = D2-3. Write data is forwarded immediately as read results.
- 2. B1-0 refers to all BWx# byte controls for D1-0. B1-1, B1-2, and B1-3 refer to all BWx# byte controls for D1-1, D1-2, and D1-3 respectively.
- 3. B2-0 refers to all BWx# byte controls for D2-0. B2-1, B2-2, and B2-3 refer to all BWx# byte controls for D2-1, D2-2, and D2-3 respectively.
- 4. Outputs are disabled one cycle after a NOP.



# IEEE 1149.1 TAP and Boundary Scan

The SRAM provides a limited set of JTAG functions to test the interconnection between SRAM I/Os and printed circuit board traces or other components. There is no multiplexer in the path from I/O pins to the RAM core.

In conformance with IEEE Standard 1149.1, the SRAM contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

The TAP controller has a standard 16-state machine that resets internally on power-up. Therefore, a TRST signal is not required

## **Disabling the JTAG feature**

The SRAM can operate without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (VSS) to prevent clocking of the device. TDI and TMS are internally pulled up and may be left disconnected. They may alternately be connected to VDD through a pull-up resistor. TDO should be left disconnected. On power-up, the device will come up in a reset state, which will not interfere with device operation.

### **Test Access Port Signal List:**

### 1. Test Clock (TCK)

This signal uses VDD as a power supply. The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

### 2. Test Mode Select (TMS)

This signal uses VDD as a power supply. The TMS input is used to send commands to the TAP controller and is sampled on the rising edge of TCK.

#### 3. Test Data-In (TDI)


This signal uses VDD as a power supply. The TDI input is used to serially input test instructions and information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. TDI is connected to the most significant bit (MSB) of any register. For more information regarding instruction register loading, please see the TAP Controller State Diagram.

### 4. Test Data-Out (TDO)


This signal uses VDDQ as a power supply. The TDO output ball is used to serially clock test instructions and data out from the registers. The TDO output driver is only active during the Shift-IR and Shift-DR TAP controller states. In all other states, the TDO pin is in a High-Z state. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. For more information, please see the TAP Controller State Diagram.



## **TAP Controller State and Block Diagram**



## **TAP Controller State Machine**





## Performing a TAP Reset

A Reset is performed by forcing TMS HIGH (VDD) for five rising edges of TCK. RESET may be performed while the SRAM is operating and does not affect its operation. At power-up, the TAP is internally reset to ensure that TDO comes up in a high-Z state.

## **TAP Registers**

Registers are connected between the TDI and TDO pins and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK and output on the TDO pin on the falling edge of TCK.

### 1. Instruction Register

This register is loaded during the update-IR state of the TAP controller. At power-up, the instruction register is loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section. When the TAP controller is in the capture-IR state, the two LSBs are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

### 2. Bypass Register

The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (V<sub>SS</sub>) when the BYPASS instruction is executed.

### 3. Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM. Several balls are also included in the scan register to reserved balls. The boundary scan register is loaded with the contents of the SRAM Input and Output ring when the TAP controller is in the capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the shift-DR state. Each bit corresponds to one of the balls on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

### 4. Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the shift-DR state.

### **Scan Register Sizes**

Register Name	Bit Size
Instruction	3
Bypass	1
ID	32
Boundary Scan	109

### **TAP Instruction Set**

Many instructions are possible with an eight-bit instruction register and all valid combinations are listed in the TAP Instruction Code Table. All other instruction codes that are not listed on this table are reserved and should not be used. Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted from the instruction register through the TDI and TDO pins. To execute an instruction once it is shifted in, the TAP controller must be moved into the Update-IR state.

### 1. EXTEST

The EXTEST instruction allows circuitry external to the component package to be tested. Boundary-scan register cells at output balls are used to apply a test vector, while those at input balls capture test results. Typically, the first test vector to be applied using the EXTEST instruction will be shifted into the boundary scan register using the PRELOAD



instruction. Thus, during the update-IR state of EXTEST, the output driver is turned on, and the PRELOAD data is driven onto the output balls.

## 2. IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the shift-DR state. The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

### 3. SAMPLE Z

If the SAMPLE-Z instruction is loaded in the instruction register, all SRAM outputs are forced to an inactive drive state (high-Z), moving the TAP controller into the capture-DR state loads the data in the SRAMs input into the boundary scan register, and the boundary scan register is connected between TDI and TDO when the TAP controller is moved to the shift-DR state.

### 4. SAMPLE/PRELOAD

When the SAMPLE/PRELOAD instruction is loaded into the instruction register and the TAP controller is in the capture-DR state, a snapshot of data on the inputs and bidirectional balls is captured in the boundary scan register. The user must be aware that the TAP controller clock can only operate at a frequency up to 50 MHz, while the SRAM clock operates significantly faster. Because there is a large difference between the clock frequencies, it is possible that during the capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition. This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible. To ensure that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold time. The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/ PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK# captured in the boundary scan register. Once the data is captured, it is possible to shift out the data by putting the TAP into the shift-DR state. This places the boundary scan register between the TDI and TDO balls.

### 6. BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a shift-DR state, the bypass register is placed between TDI and TDO. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

### 7. PRIVATE

Do not use these instructions. They are reserved for future use and engineering mode.

### **JTAG DC Operating Characteristics**

(Over the Operating Temperature Range, V<sub>DD</sub>=1.8V±5%)

Parameter	Symbol	Min	Max	Units	Notes
JTAG Input High Voltage	V <sub>IH1</sub>	1.3	V <sub>DD</sub> +0.3	V	
JTAG Input Low Voltage	V <sub>IL1</sub>	-0.3	0.5	V	
JTAG Output High Voltage	V <sub>OH1</sub>	1.4	-	V	I <sub>ОН1</sub>  =2mА
JTAG Output Low Voltage	V <sub>OL1</sub>	-	0.4	V	I <sub>OL1</sub> =2mA
JTAG Output High Voltage	V <sub>OH2</sub>	1.6	-	V	I <sub>OH2</sub>  =100uА
JTAG Output Low Voltage	V <sub>OL2</sub>	-	0.2	V	I <sub>OL2</sub> =100uA
JTAG Input Leakage Current	I <sub>LIJTAG</sub>	-100	+100	μA	$0 \le Vin \le VDD$
JTAG Output Leakage Current	I <sub>LOJTAG</sub>	-5	+5	μA	0 ≤ Vout ≤ VDD

Notes:

1. All voltages referenced to VSS (GND); All JTAG inputs and outputs are LVTTL-compatible.

2. In "EXTEST" mode and "SAMPLE" mode,  $V_{\text{DDQ}}$  is nominally 1.5 V.



## **JTAG AC Test Conditions**

(Over the Operating Temperature Range, V<sub>DD</sub>=1.8V±5%, V<sub>DDQ</sub>=1.5V/1.8V)

Parameter	Symbol	Conditions	Units
Input Pulse High Level	V <sub>IH1</sub>	1.3	V
Input Pulse Low Level	V <sub>IL1</sub>	0.5	V
Input Rise Time	T <sub>R1</sub>	1.0	ns
Input Fall Time	T <sub>F1</sub>	1.0	ns
Input and Output Timing Reference Level		0.9	V


## **JTAG AC Characteristics**

(Over the Operating Temperature Range, V<sub>DD</sub>=1.8V±5%, V<sub>DDQ</sub>=1.5V/1.8V)

Parameter	Symbol	Min	Max	Units
TCK cycle time	t <sub>THTH</sub>	50	-	ns
TCK high pulse width	t <sub>THTL</sub>	20	-	ns
TCK low pulse width	t <sub>TLTH</sub>	20	-	ns
TMS Setup	t <sub>MVTH</sub>	5	-	ns
TMS Hold	t <sub>THMX</sub>	5	-	ns
TDI Setup	t <sub>DVTH</sub>	5	-	ns
TDI Hold	t <sub>THDX</sub>	5	_	ns
TCK Low to Valid Data*	t <sub>TLOV</sub>	_	10	ns

Note: See AC Test Loading(c)

## **JTAG Timing Diagram**





## **Instruction Set**

Code	Instruction	TDO Output	Notes
000	EXTEST	Boundary Scan Register	2, 6
001	IDCODE	32-bit Identification Register	
010	SAMPLE-Z	Boundary Scan Register	1, 2
011	PRIVATE	Do Not Use	5
100	SAMPLE(/PRELOAD)	Boundary Scan Register	4
101	PRIVATE	Do Not Use	5
110	PRIVATE	Do Not Use	5
111	BYPASS	Bypass Register	3

Notes:

- 1. Places Qs in high-Z in order to sample all input data, regardless of other SRAM inputs.
- 2. TDI is sampled as an input to the first ID register to allow for the serial shift of the external TDI data.
- 3. BYPASS register is initiated to V<sub>SS</sub> when BYPASS instruction is invoked. The BYPASS register also holds the last serially loaded TDI when exiting the shift-DR state.
- 4. SAMPLE instruction does not place Qs in high-Z.
- 5. This instruction is reserved. Invoking this instruction will cause improper SRAM functionality.
- 6. This EXTEST is not IEEE 1149.1-compliant. By default, it places Q in high-Z. If the internal register on the scan chain is set high, Q will be updated with information loaded via a previous SAMPLE instruction. The actual transfer occurs during the update IR state after EXTEST is loaded. The value of the internal register can be changed during SAMPLE and EXTEST only.

### **ID Register Definition**

Revision Number (32:29)	Part Configuration (28:12)	JEDEC Code (11:1)	Start Bit (0)
000	00DEF0WX01PQLB0S0	00011010101	1

#### Part Configuration Definition:

- 1. DEF = 001 for 18Mb
- 2. WX = 11 for x36, 10 for x18
- 3. P = 1 for II+(QUAD-P/DDR-IIP), 0 for II(QUAD/DDR-II)
- 4. Q = 1 for QUAD, 0 for DDR-II
- 5. L = 1 for RL=2.5, 0 for RL $\pm$ 2.5
- 6. B = 1 for burst of 4, 0 for burst of 2
- 7. S = 1 for Separate I/O, 0 for Common I/O

### LIST OF IEEE 1149.1 STANDARD VIOLATIONS

- 7.2.1.b, e
- 7.7.1.a-f
- 10.1.1.b, e
- 10.7.1.a-d
- 6.1.1.d



## **Boundary Scan Exit Order**

1         6R           2         6P           3         6N           4         7P           5         7N           6         7R           7         8R           8         8P           9         9R           10         11P           11         10P           12         10N           13         9P           14         10M           15         11N           16         9M           17         9N           18         11L           19         11M	
2         6P           3         6N           4         7P           5         7N           6         7R           7         8R           8         8P           9         9R           10         11P           11         10P           12         10N           13         9P           14         10M           15         11N           16         9M           17         9N           18         11L           19         11M	
4         7P           5         7N           6         7R           7         8R           8         8P           9         9R           10         11P           11         10P           12         10N           13         9P           14         10M           15         11N           16         9M           17         9N           18         11L           19         11M	
4         7P           5         7N           6         7R           7         8R           8         8P           9         9R           10         11P           11         10P           12         10N           13         9P           14         10M           15         11N           16         9M           17         9N           18         11L           19         11M	
5         7N           6         7R           7         8R           8         8P           9         9R           10         11P           11         10P           12         10N           13         9P           14         10M           15         11N           16         9M           17         9N           18         11L           19         11M	
6         7R           7         8R           8         8P           9         9R           10         11P           11         10P           12         10N           13         9P           14         10M           15         11N           16         9M           17         9N           18         11L           19         11M	
7         8R           8         8P           9         9R           10         11P           11         10P           12         10N           13         9P           14         10M           15         11N           16         9M           17         9N           18         11L           19         11M	
9         9R           10         11P           11         10P           12         10N           13         9P           14         10M           15         11N           16         9M           17         9N           18         11L           19         11M	
9         9R           10         11P           11         10P           12         10N           13         9P           14         10M           15         11N           16         9M           17         9N           18         11L           19         11M	
10         11P           11         10P           12         10N           13         9P           14         10M           15         11N           16         9M           17         9N           18         11L           19         11M	
11         10P           12         10N           13         9P           14         10M           15         11N           16         9M           17         9N           18         11L           19         11M	
12         10N           13         9P           14         10M           15         11N           16         9M           17         9N           18         11L           19         11M	
13         9P           14         10M           15         11N           16         9M           17         9N           18         11L           19         11M	
14         10M           15         11N           16         9M           17         9N           18         11L           19         11M	
15         11N           16         9M           17         9N           18         11L           19         11M	
16         9M           17         9N           18         11L           19         11M	
18         11L           19         11M	
18         11L           19         11M	
19 11M	
20 91	
20 3L	
21 10L	
22 11K	
23 10K	
24 9J	
25 9K	
26 10J	
27 11J	
28 11H	
29 10G	
30 9G	
31 11F	
32 11G	
33 9F	
34 10F	
35 11E	
36 10E	

ORDER	Pin ID
37	10D
38	9E
39	10C
40	11D
41	9C
42	9D
43	11B
44	11C
45	9B
46	10B
47	11A
48	10A
49	9A
50	8B
51	7C
52	6C
53	8A
54	7A
55	7B
56	6B
57	6A
58	5B
59	5A
60	4A
61	5C
62	4B
63	3A
64	2A
65	1A
66	2B
67	3B
68	1C
69	1B
70	3D
71	3C
72	1D

ORDER	Pin ID
73	2C
74	3E
75	2D
76	2E
77	1E
78	2F
79	3F
80	1G
81	1F
82	3G
83	2G
84	1H
85	1J
86	2J
87	3K
88	3J
89	2K
90	1K
91	2L
92	3L
93	1M
94	1L
95	3N
96	3M
97	1N
98	2M
99	3P
100	2N
101	2P
102	1P
103	3R
104	4R
105	4P
106	5P
107	5N
108	5R
109	Internal

Notes:

1. NC pins as defined on the FBGA Ball Assignments are read as "don't cares".

2. State of internal pin (#109) is loaded via JTAG



# **Ordering Information**

## Commercial Range: 0°C to +70°C


Speed	Order Part No.	Organization	Package
550MHz	IS61QDPB451236-550M3	512Kx36	165 FBGA
	IS61QDPB451236-550M3L	512Kx36	165 FBGA, lead free
	IS61QDPB41M18-550M3	1Mx18	165 FBGA
	IS61QDPB41M18-550M3L	1Mx18	165 FBGA, lead free
500MHz	IS61QDPB451236-500M3	512Kx36	165 FBGA
	IS61QDPB451236-500M3L	512Kx36	165 FBGA, lead free
	IS61QDPB41M18-500M3	1Mx18	165 FBGA
	IS61QDPB41M18-500M3L	1Mx18	165 FBGA, lead free
450MHz	IS61QDPB451236-450M3	512Kx36	165 FBGA
	IS61QDPB451236-450M3L	512Kx36	165 FBGA, lead free
	IS61QDPB41M18-450M3	1Mx18	165 FBGA
	IS61QDPB41M18-450M3L	1Mx18	165 FBGA, lead free
400MHz	IS61QDPB451236-400M3	512Kx36	165 FBGA
	IS61QDPB451236-400M3L	512Kx36	165 FBGA, lead free
	IS61QDPB41M18-400M3	1Mx18	165 FBGA
	IS61QDPB41M18-400M3L	1Mx18	165 FBGA, lead free

## Industrial Range: -40°C to +85 °C

Speed	Order Part No.	Organization	Package
550MHz	IS61QDPB451236-550M3I	512Kx36	165 FBGA
	IS61QDPB451236-550M3LI	512Kx36	165 FBGA, lead free
	IS61QDPB41M18-550M3I	1Mx18	165 FBGA
	IS61QDPB41M18-550M3LI	1Mx18	165 FBGA, lead free
500MHz	IS61QDPB451236-500M3I	512Kx36	165 FBGA
	IS61QDPB451236-500M3LI	512Kx36	165 FBGA, lead free
	IS61QDPB41M18-500M3I	1Mx18	165 FBGA
	IS61QDPB41M18-500M3LI	1Mx18	165 FBGA, lead free
450MHz	IS61QDPB451236-450M3I	512Kx36	165 FBGA
	IS61QDPB451236-450M3LI	512Kx36	165 FBGA, lead free
	IS61QDPB41M18-450M3I	1Mx18	165 FBGA
	IS61QDPB41M18-450M3LI	1Mx18	165 FBGA, lead free
400MHz	IS61QDPB451236-400M3I	512Kx36	165 FBGA
	IS61QDPB451236-400M3LI	512Kx36	165 FBGA, lead free
	IS61QDPB41M18-400M3I	1Mx18	165 FBGA
	IS61QDPB41M18-400M3LI	1Mx18	165 FBGA, lead free



# Package drawing – 15x17x1.2 BGA



#### Integrated Silicon Solution, Inc.- www.issi.com Rev. 00A 5/12/2010

# Package drawing – 13x15x1.2 BGA

