

TARGET SPEC

M5M4V181600AJ,TP,RT-6,-7,-8

FAST PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

MITSUBISHI (MEMORY/ASIC)

DESCRIPTION

This is a family of 1048576-word by 16-bit dynamic RAMS, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential.

The use of double-layer aluminum process combined with triple-well CMOS technology and a single-transistor dynamic storage stacked capacitor cell provide high circuit density at reduced costs. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

FEATURES

Type name	RAS access time (max.ns)	CAS access time (max.ns)	Address access time (max.ns)	OE access time (max.ns)	Cycle time (min.ns)	Power dissipation (typ.mW)
M5M4V181600AXX-6	60	15	30	15	120	300
M5M4V181600AXX-7	70	20	35	20	140	260
M5M4V181600AXX-8	80	20	40	20	160	160

XX=J,TP,RT

- Standard 42 pin SOJ, 50 pin TSOP
- Single 3.3V ±0.3V supply
- Low stand-by power dissipation
3.6mW (Max) CMOS Input level
- Low operating power dissipation
M5M4V181600Axx- 6 360.0mW (Max)
M5M4V181600Axx- 7 310.0mW (Max)
M5M4V181600Axx- 8 270.0mW (Max)
- Fast-page mode, Read-modify-write, RAS-only refresh
CAS before RAS refresh, Hidden refresh capabilities
- Early-write mode and OE to control output buffer impedance
All inputs, output TTL compatible and low capacitance
- 1024 refresh cycles every 16.4ms (A₀ ~ A₉)




APPLICATION

Main memory unit for computers, Microcomputer memory,
Refresh memory for CRT

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Inputs
DQ ₁ -DQ ₁₆	Data Inputs / Outputs
RAS	Row Address Strobe Input
UCAS	Upper Bite Control Column Address Strobe Input
LCAS	Lower Bite Control Column Address Strobe Input
W	Write Control Input
OE	Output Enable Input
Vcc	Power Supply (+3.3V)
Vss	Ground (0V)

PIN CONFIGURATION (TOP VIEW)



M5M4V181600AJ, TP, RT-6, -7, -8

MITSUBISHI (MEMORY/ASIC)

FAST PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

FUNCTION


The M5M4V181600AJ, TP, RT provide, in addition to normal read, write, and read-modify-write operations,

a number of other functions, e.g., fast page mode, $\overline{\text{RAS}}$ -only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs					Input/Output	
	RAS	LCAS	UCAS	W	OE	DQ1-DQ8	DQ9-DQ16
Lower byte Read	ACT	ACT	NAC	NAC	ACT	DOUT	OPN
Upper byte Read	ACT	NAC	ACT	NAC	ACT	OPN	DOUT
Word Read	ACT	ACT	ACT	NAC	ACT	DOUT	DOUT
Lower Byte Write	ACT	ACT	NAC	ACT	NAC	DIN	DNC
Upper Byte Write	ACT	NAC	ACT	ACT	NAC	DNC	DIN
Word write	ACT	ACT	ACT	ACT	NAC	DIN	DIN
RAS-only refresh	ACT	NAC	NAC	DNC	DNC	OPN	OPN
Hidden refresh	ACT	ACT	ACT	NAC	ACT	DOUT	DOUT
CAS before RAS refresh	ACT	ACT	ACT	DNC	DNC	OPN	OPN
Standby	NAC	DNC	DNC	DNC	DNC	OPN	OPN

Note : ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, IVD : Invalid, APD : applied, OPN : open



M5M4V181600AJ,TP,RT-6,-7,-8

MITSUBISHI (MEMORY/ASIC)

FAST PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.5~4.6	V
V1	Input voltage	With respect to Vss	-0.5~4.6	V
V0	Output voltage		-0.5~4.6	V
IO	Output current		50	mA
Pd	Power dissipation	Ta=25°C	1000	mW
Topr	Operating temperature		0~70	°C
Tstg	Storage temperature		-65~150	°C

RECOMMENDED OPERATING CONDITIONS (Ta=0~70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
Vcc	Supply voltage	3.0	3.3	3.6	V
Vss	Supply voltage	0	0	0	V
Vih	High-level input voltage, all inputs	2.4		3.6	V
Vil	Low-level input voltage, all inputs	-0.3		0.8	V

Note 1: All voltage values are with respect to Vss

ELECTRICAL CHARACTERISTICS (Ta=0~70°C, Vcc=3.3V ± 0.3V, Vss=0V, unless otherwise noted) (Note 2)

Symbol	Parameter		Test conditions	Limits			Unit
				Min	Typ	Max	
VOH	High-level output voltage		IOH=-3.3mA	2.4		Vcc	V
VOL	Low-level output voltage		IOl=2.8mA	0		0.4	V
IOZ	Off-state output current		Q floating 0V ≤ Vout ≤ 3.3V	-10		10	μA
II	Input current		0V ≤ Vin ≤ 3.6V, Other inputs pins=0V	-10		10	μA
Icc1 (AV)	Average supply current from Vcc operating (Note 3,4,5)	M5M4V181600A-6	RAS, CAS cycling trc=twc=mln. output open			180	mA
		M5M4V181600A-7				160	
		M5M4V181600A-8				145	
Icc2	Supply current from Vcc, stand-by (Note 5)		RAS= CAS =Vih, output open RAS= CAS ≥ Vcc-0.2			2 0.5	mA
Icc3 (AV)	Average supply current from Vcc refreshing (Note 3,5)	M5M4V181600A-6	RAS cycling, CAS= Vih trc=mln. output open			180	mA
		M5M4V181600A-7				160	
		M5M4V181600A-8				145	
Icc4 (AV)	Average supply current from Vcc Fast-Page-Mode (Note 3,4,5)	M5M4V181600A-6	RAS=Vil, CAS cycling trc=mln. output open			180	mA
		M5M4V181600A-7				160	
		M5M4V181600A-8				145	
Icc6 (AV)	Average supply current from Vcc CAS before RAS refresh mode (Note 3)	M5M4V181600A-6	CAS before RAS refresh cycling trc=mln. output open			160	mA
		M5M4V181600A-7				145	
		M5M4V181600A-8				135	

Note 2: Current flowing into an IC is positive, out is negative.

3: Icc1 (AV), Icc3 (AV) and Icc4 (AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: Icc1 (AV) and Icc4 (AV) are dependent on output loading. Specified values are obtained with the output open.

5: Column Address can be changed once or less while RAS=Vil and LCAS/UCAS=Vih.

CAPACITANCE (Ta=0~70°C, Vcc=3.3V ± 0.3V, Vss=0V, unless otherwise noted)

Symbol	Parameter		Test conditions	Limits			Unit
				Min	Typ	Max	
CI (A)	Input capacitance, address inputs		Vi=Vss f=1MHz Vi=25mVrms			5	pF
CI (OE)	Input capacitance, OE Input					7	pF
CI (W)	Input capacitance, write control Input					7	pF
CI (RAS)	Input capacitance, RAS Input					7	pF
CI (CAS)	Input capacitance, CAS Input					7	pF
CI/O	Input/Output capacitance, data ports					7	pF

M5M4V181600AJ,TP,RT-6,-7,-8

MITSUBISHI (MEMORY/ASIC)

FAST PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

SWITCHING CHARACTERISTICS (Ta=0~70°C, Vcc=3.3V ±0.3V, Vss=0V, unless otherwise noted, see notes 5,12,13)

Symbol	Parameter	Limits						Unit
		M5M4V181600A-6		M5M4V181600A-7		M5M4V181600A-8		
		Min	Max	Min	Max	Min	Max	
tCAC	Access time from CAS (Note7,8)		15		20		20	ns
tRAC	Access time from RAS (Note7,9)		60		70		80	ns
tAA	Column address access time (Note 7,10)		30		35		40	ns
tCPA	Access time from CAS precharge (Note 7,11)		35		40		45	ns
tOEA	Access time from OE (Note 7)		15		20		20	ns
tCLZ	Output low impedance time from CAS low (Note 7)	5		5		5		ns
tOFF	Output disable time after CAS high (Note 12)	0	15	0	20	0	20	ns
tOEZ	Output disable time after OE high (Note 12)	0	15	0	20	0	20	ns

Note 6: An initial pause of 500 μ s is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS clock such as RAS-Only refresh).

Note the RAS may be cycled during the initial pause. And any 8 RAS or RAS/CAS cycles are required after prolonged periods (greater than 64 ms) of RAS inactivity before proper device operation is achieved.

7: Measured with a load circuit equivalent to 2TTL loads and 100pF.

8: Assumes that tRCD \geq tRCD(max) and tASC \geq tASC(max).

9: Assumes that tRCD \leq tRCD(max) and tRAD \leq tRAD(max). If tRCD or tRAD is greater than the maximum recommended value shown in this table, tRAC will increase by amount that tRCD exceeds the value shown.

10: Assumes that tRAD \geq tRAD(max) and tASC \leq tASC(max).

11: Assumes that tCP \leq tCP(max) and tASC \geq tASC(max).

12: tOFF(max) and tOEZ(max) defines the time at which the output achieves the high impedance state ($I_{out} \leq I_{OH}$) and is not reference to VOH(min) or VOL(max).

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Fast-Page Mode Cycles)

(Ta=0~70°C, Vcc=3.3V ±0.3V, Vss=0V, unless otherwise noted, see notes 12,13)

Symbol	Parameter	Limits						Unit
		M5M4V181600A-6		M5M4V181600A-7		M5M4V181600A-8		
		Min	Max	Min	Max	Min	Max	
tREF	Refresh cycle time							ms
tRP	RAS high pulse width	40		50		60		ns
tRCD	Delay time, RAS low to CAS low (Note15)	20	45	20	50	20	60	ns
tCRP	Delay time, CAS high to RAS low	10		10		10		ns
tRPC	Delay time, RAS high to CAS low	0		0		0		ns
tCPN	CAS high pulse width	10		10		10		ns
tRAD	Column address delay time from RAS low (Note16)	15	30	15	35	15	40	ns
tASR	Row address setup time before RAS low	0		0		0		ns
tASC	Column address setup time before CAS low (Note17)	0	10	0	10	0	10	ns
tRAH	Row address hold time after RAS low	10		10		10		ns
tCAH	Column address hold time after CAS low	15		15		15		ns
tDZC	Delay time, data to CAS low (Note18)	0		0		0		ns
tDZO	Delay time, data to OE low (Note18)	0		0		0		ns
tCDD	Delay time, CAS high to data (Note19)	15		20		20		ns
tODD	Delay time, OE high to data (Note19)	15		20		20		ns
tT	Transition time (Note20)	1	50	1	50	1	50	ns

Note 13: The timing requirements are assumed tT = 5ns.

14: VIH(min) and VIL(max) are reference levels for measuring timing of input signals.

15: tRCD(max) is specified as a reference point only. If tRCD is less than tRCD(max), access time is tRAC. If tRCD is greater than tRCD(max), access time is controlled exclusively by tCAC or tAA. tRCD(min) is specified as tRCD(min) = tRAH(min) + 2tH + tASC(min).

16: tRAD(max) is specified as a reference point only. If tRAD \geq tRAD(max) and tASC \leq tASC(max), access time is controlled exclusively by tAA.

17: tASC(max) is specified as a reference point only. If tRCD \geq tRCD(max) and tASC \geq tASC(max), access time is controlled exclusively by tCAC.

18: Either tDZC or tDZO must be satisfied.

19: Either tCDD or tODD must be satisfied.

20: tT is measured between VIH(min) and VIL(max).

M5M4V181600AJ,TP,RT-6,-7,-8

MITSUBISHI (MEMORY/ASIC)

FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Read and Refresh Cycles

Symbol	Parameter	Limits						Unit
		M5M4V181600A-6		M5M4V181600A-7		M5M4V181600A-8		
		Min	Max	Min	Max	Min	Max	
trc	Read cycle time	120		140		160		ns
trās	\overline{RAS} low pulse width	60	10000	70	10000	80	10000	ns
tcās	\overline{CAS} low pulse width	15	10000	20	10000	25	10000	ns
tCSH	\overline{CAS} hold time after \overline{RAS} low	60		70		80		ns
trSH	\overline{RAS} hold time after \overline{CAS} low	15		20		25		ns
trCS	Read Setup time after \overline{CAS} high	0		0		0		ns
trCH	Read hold time after \overline{CAS} low (Note 21)	0		0		0		ns
trRH	Read hold time after \overline{RAS} low (Note 21)	10		10		10		ns
trAL	Column address to \overline{RAS} hold time	30		35		40		ns
toCH	\overline{CAS} hold time after \overline{OE} low	15		20		25		ns
toRH	\overline{RAS} hold time after \overline{OE} low	15		20		25		ns

Note 21: Either trCH or trRH must be satisfied for a read cycle.

Write Cycle (Early Write and Delayed Write)

Symbol	Parameter	Limits						Unit
		M5M4V181600A-6		M5M4V181600A-7		M5M4V181600A-8		
		Min	Max	Min	Max	Min	Max	
twc	Write cycle time	120		140		160		ns
trās	\overline{RAS} low pulse width	60	10000	70	10000	80	10000	ns
tcās	\overline{CAS} low pulse width	15	10000	20	10000	25	10000	ns
tCSH	\overline{CAS} hold time after \overline{RAS} low	60		70		80		ns
trSH	\overline{RAS} hold time after \overline{CAS} low	15		20		25		ns
twCS	Write setup time before \overline{CAS} low (Note 24)	0		0		0		ns
twCH	Write hold time after \overline{CAS} low	10		15		20		ns
tcWL	\overline{CAS} hold time after \overline{W} low	15		20		25		ns
trWL	\overline{RAS} hold time after \overline{W} low	15		20		25		ns
twP	Write pulse width	10		15		20		ns
tdS	Data setup time before \overline{CAS} low or \overline{W} low	0		0		0		ns
tdH	Data hold time after \overline{CAS} low or \overline{W} low	10		15		20		ns
toEH	\overline{OE} hold time after \overline{W} low	15		20		25		ns

M5M4V181600AJ,TP,RT-6,-7,-8

MITSUBISHI (MEMORY/ASIC)

FAST PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Limits						Unit
		M5M4V181600A-6		M5M4V181600A-7		M5M4V181600A-8		
		Min	Max	Min	Max	Min	Max	
trwc	Read write/read modify write cycle time (Note22)	160		185		210		ns
trās	RAS low pulse width	95	10000	115	10000	135	10000	ns
tcās	CAS low pulse width	50	10000	65	10000	80	10000	ns
tcsH	CAS hold time after RAS low	95		115		135		ns
trsh	RAS hold time after CAS low	50		65		80		ns
trcs	Read setup time before CAS low	0		0		0		ns
tcwd	Delay time, CAS low to W low (Note23)	30		40		50		ns
trwd	Delay time, RAS low to W low (Note23)	75		90		105		ns
tawd	Delay time, address to W low (Note23)	45		55		65		ns
tcwl	CAS hold time after W low	15		20		25		ns
trwl	RAS hold time after W low	15		20		25		ns
twp	Write pulse width	10		15		20		ns
tDS	Data setup time before W low	0		0		0		ns
tDH	Data hold time after W low	10		15		20		ns
toEH	OE hold time after W low	15		15		15		ns

Note 22: trwc is specified as $trwc_{(min)} = trac_{(max)} + tODD_{(min)} + trwl_{(min)} + trp_{(min)} + 4tT$.

23: twcs, tcwo, trwd and tawd and, tcwd are specified as reference points only. If $twcs \geq twcs_{(min)}$ the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle. If $tcwd \geq tcwd_{(min)}$, $trwd \geq trwd_{(min)}$, $tawd \geq tawd_{(min)}$ and $tcwd \geq tcwd_{(min)}$ (for fast page mode cycle only), the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address. If neither of the above condition (delayed write) of the DQ (at access time and until CAS or OE goes back to VIH) is indeterminate.

Fast-Page Mode Cycle (Read, Early Write, Read-Write, Read-Modify-Write Cycle) (Note 24)

Symbol	Parameter	Limits						Unit
		M5M4V181600A-6		M5M4V181600A-7		M5M4V181600A-8		
		Min	Max	Min	Max	Min	Max	
tpc	Fast page mode read/write cycle time	40		45		50		ns
tpRWC	Fast page mode read write/read modify write cycle time	75		95		115		ns
trās	RAS low pulse width for read write cycle (Note25)	100	100000	115	100000	130	100000	ns
tcp	CAS high pulse width (Note26)	10	15	10	15	10	15	ns
tcPRH	RAS hold time after CAS precharge	35		40		45		ns
tcPWD	Delay time, CAS precharge to W low (Note23)	35		40		45		ns

Note 24: All previously specified timing requirements and switching characteristics are applicable to their respective fast page mode cycle.

25: trās_(min) is specified as two cycles of CAS input are performed.

26: tcp_(max) is specified as a reference point only.

CAS before RAS Refresh Cycle (Note 27)


Symbol	Parameter	Limits						Unit
		M5M4V181600A-6		M5M4V181600A-7		M5M4V181600A-8		
		Min	Max	Min	Max	Min	Max	
tcSR	CAS setup time before RAS low	10		10		10		ns
tchr	CAS hold time after RAS low	10		15		20		ns
trSR	Read setup time before RAS low	10		10		10		ns
trHR	Read hold time after RAS low	10		15		20		ns

Note 27: Eight or more CAS before RAS cycles instead of eight RAS cycles are necessary for proper operation of CAS before RAS refresh mode.

M5M4V181600AJ, TP, RT-5, -6, -7

FAST PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


Timing Diagrams (Note 28) Read Cycle



M5M4V181600AJ,TP,RT-5,-6,-7


FAST PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Upper / (Lower) Byte Read Cycle



M5M4V181600AJ, TP, RT-5, -6, -7


FAST PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM



M5M4V181600AJ,TP,RT-5,-6,-7

FAST PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


Upper/(Lower) Byte Write Cycle (Early write)



M5M4V181600AJ, TP, RT-5, -6, -7


FAST PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Read-Upper/(Lower) Write, Read-Modify-Upper/(Lower) Write Cycle



M5M4V181600AJ, TP, RT-5, -6, -7


FAST PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM



M5M4V181600AJ, TP, RT-5, -6, -7

FAST PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


CAS before RAS Refresh Cycle, Extended Refresh Cycle *



M5M4V181600AJ,TP,RT-5,-6,-7

FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


Upper/(Lower) CAS before RAS Refresh Cycle ,Extended Refresh Cycle



M5M4V181600AJ,TP,RT-5,-6,-7

FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


Self Refresh Cycle (Note 28)



M5M4V181600AJ, TP, RT-5, -6, -7

FAST PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


Upper / (Lower) Self Refresh Cycle* (Note 28)



M5M4V181600AJ, TP, RT-5, -6, -7

FAST PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Fast Page Mode Write Cycle (Early Write)




MITSUBISHI LSIs

M5M4V181600AJ, TP, RT-5, -6, -7

FAST PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Fast Page Mode Upper/(Lower) Byte Write Cycle (Early Write)




MITSUBISHI LSIs

M5M4V181600AJ, TP, RT-5, -6, -7

FAST PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Fast Page Mode Write Cycle (Delayed Write)



M5M4V181600AJ,TP,RT-5,-6,-7

FAST PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Fast Page Mode Upper/(Lower) Byte Write (Delayed Write)

