

MC2907

QUAD BUS TRANSCEIVER WITH THREE-STATE RECEIVER AND PARITY

The MC2907 is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edge-triggered flip-flops. The flip-flop outputs are connected to four open-collector bus drivers. Each bus driver is internally connected to one input of a differential amplifier in the receiver. The four receiver differential amplifier drive four D-type latches that feature three-state outputs. The device also contains a four-bit odd parity checker/generator.

This LSI bus transceiver is fabricated using advanced low-power Schottky processing. All inputs (except the Bus inputs) are one LS unit load. The open-collector bus output can sink up to 100 mA at 0.8 V maximum. The bus input $\overline{(BE)}$ is used to force the driver outputs to the high-impedance state. When \overline{BE} is High, the driver is disabled. The open-collector structure of the driver allows wired-OR operations to be performed on the bus.


The input register consists of four D-type flip-flops with a buffered common clock, The buffered common clock (DRCP) enters the $A_{\rm D}$ data into this driver register on the Low-to-High transition.


Data from the A input is inverted at the Bus output. Likewise, data at the Bus input is inverted at the receiver output. Thus, data is non-inverted from driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable (RLE) input. When the RLE input is Low, the latch is open and the receiver outputs will follow the bus inputs (Bus data inverted and $\overline{\text{OE}}$ Low). When the RLE input is High, the latch will close and retain the present data regardless of the bus input. The four latches have three-state outputs and are controlled by a buffered common three-state control ($\overline{\text{OE}}$) input. When $\overline{\text{OE}}$ is High, the receiver outputs are in the high-impedance state.

The MC2907 features a built-in four-bit odd parity checker/generator. The bus enable input (\overline{BE}) controls whether the parity output is in the generate or check mode. When the bus enable is Low (driver enabled), odd parity is generated based on the A field data input to the driver register. When \overline{BE} is High, the parity output is determined by the four latch outputs of the receiver. Thus, if the driver is enabled, parity is generated; and, if the driver is in the high-impedance state, the Bus parity is checked.

- · Quad High-speed LSI Bus Transceiver
- Open-collector Bus Driver
- D-type Register on Driver
- Bus Driver Output Can Sink 100 mA at 0.8 V Max
- Internal Odd 4-bit Parity Checker/Generator
- Receiver Has Output Latch for Pipeline Operation
- Three-state Receiver Outputs Sink 12 mA
- Advanced Low-power Schottky Processing
- 100% Reliability Assurance Testing in Compliance With MIL-STD-883

TTL QUAD BUS TRANSCEIVER WITH THREE STATE RECEIVER AND PARITY





ORDERING INFORMATION								
Package Type	Temperature Range	Order Number						
Molded DIP	0°C to +70°C	MC2907PC						
Hermetic DIP	0°C to +70°C	MC2907LC						
Hermetic DIP	-55°C to +125°C	MC2907LM						
Hermetic Flat Pack	-55°C to +125°C	MC2907FM						

MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to +150°			
Temperature (Ambient) Under Bias	-55°C to +125°C			
Supply Voltage to Ground Potential	-0.5 V to +7.0 V			
DC Voltage Applied to Outputs for High Output State	-0.5 V to +V _{CC} max -0.5 V to +5.5 V			
DC Input Voltage				
DC Output Current, into Outputs (Except Bus)	30 mA			
DC Output Current, into Bus	200 mA			
DC Input Current	-30 mA to +5.0 mA			

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise noted)

MC2907XC - T_A = 0°C to +70°C, V_{CC} = 5.0 V ±5% (Commercial), Min = 4.75 V, Max = 5.25 V MC2907XM - T_A = -55°C to +125°C, V_{CC} = 5.0 V ±10% (Military), Min = 4.5 V, Max = 5.5 V

Parameter	Description	Test Co		Min	Typ (Note 2)	Max	Unit	
	UTPUT CHARACTERIST	CS OVER OPERATING	TEMPERATURE	RANGE				
VOL	Bus Output Low Voltage		IOL = 40 mA			0.32	0.5	Volts
O.L			I _{OL} = 70 mA				0.7	
			IOL = 100 mA	4		0.55	0.8	
10	Bus Leakage Current	V _{CC} = Max		V _O = 0.4 V			-50	μА
.0			VO = 4.5 V	Military		1	200	
				Commercial			100	
loff	Bus Leakage Current (Power off)	V _O = 4.5 V		•			100	μА
VTH Receiver Input High		Bus Enable = 2.4 V	Military	2.4	2.0		Volts	
Threshold				Commercial	2.3	2.0		
V _{TL} Receiver Input Low		Bus Enable = 2.4 V	Military		2.0	1.5	Volts	
. 16	Threshold			Commercial		2.0	1.6	
CHARAC	TERISTICS OVER OPERA	TING TEMPERATURE	RANGE					
Voн	Receiver Output	V _{CC} = Min	Military, IOH	= -1.0 mA	2.4	3.4		Volt
•ОН	High Voltage	Vin = VIL or VIH		Commercial, IOH = -2.6 mA		3.4		
	Parity Output	VCC = Min, IOH = -660	Military	2.5	3.4			
	High Voltage	V _{In} = V _{IH} or V _{IL}		2.7	3.4			
VOL	Output Low Voltage	V _{CC} = Min					0.4	Volts
*OL	(Except Bus)	V _{in} = V _{IL} or V _{IH}	IOL = 8.0 mA			0.32	0.45	
			IOL = 12 mA			0.37	0.5	
VIH	Input High Level (Except Bus)	Guaranteed input logical High for all inputs						Volt
VIL	Input Low Level	Guaranteed input logica	Military		T	0.7	Volts	
, _	(Except Bus)	for all inputs		Commercial			0.8	
Vi	Input Clamp Voltage (Except Bus)	V _{CC} = Min, I _{in} = -18 n					-1.2	Vol
İIL	Input Low Current (Except Bus)	V _{CC} = Max, V _{in} = 0.4 \	·			-0.36	mΑ	
ΉΗ	Input High Current (Except Bus)	V _{CC} * Max, V _{in} ≈ 2.7 \			20	μА		
lin	Input High Current (Except Bus)	V _{CC} = Max, V _{in} = 5.5 \			100	μА		
¹sc	Output Short Circuit Current (Except Bus)	V _{CC} = Max		-12		- 6 5	mA	
¹cc	Power Supply Current	V _{CC} = Max, All inputs	= Gnd			75	110	m.A
10	Off-State Output Current	V _{CC} = Max	V _O = 2.4 V				20	μА
-	(Receiver Outputs)	I	Vo = 0.4 V			1	-20	l

NOTES: 1. For conditions shown as Min or Max, use the appropriate value specified under Electrical Characteristics for the applicable device


^{2.} Typical limits are at V_{CC} = 5.0 V, 25°C ambient and maximum loading.

^{3.} Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.


SWITCHING CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

				MC2907XN	1				
Parameter	Description	Test Conditions	Min	Typ (Note 2)	Max	Min	Typ (Note 2)	Max	Unit
†PHL	Driver Clock (DRCP) to Bus	C ₁ (Bus) = 50 pF		21	40	_	21	36	ns
†PLH	1	R _{1.} (Bus) = 50 Ω	_	21	40	_	21	36	1 .
tPHL	Bus Enable (BE) to Bus	7	_	13	26	-	13	23	ns
†PLH	1		_	13	26	-	13	23	
ts	A Data Inputs	C _L = 15 pF	25	-	_	23	-		ns
th	1	R _L = 2.0 k	8.0		-	7.0	_	-	
tpw	Clock Pulse Width (High)	7	28	-	_	25		-	ns
†PLH	Bus to Receiver Output	1		18	37	_	18	34	ns
tPHL	(Latch Enabled)		_	18	37	_	18	34	
tPLH	Latch Enable to Receiver Output	7		21	37	-	21	34	ns
tPHL	1		_	21	37	-	21	34	1.
ts	Bus to Latch Enable (RLE)		21	-	-	18	-	-	ns
-th	†		7.0	_	-	5.0	T -	_	1
tPLH	A or B Data to Odd Parity	7	-	21	40	-	21	36	ns
tPHL	(Driver Enabled)			21	40	-	21	36	
tPLH	Bus to Odd Parity Out	7		21	40	_	21	36	ns
[†] PHL	(Driver Inhibited)			21	40	<u>-</u>	21	36	1
†PLH	Latch Enable (RLE) to Odd	7	_	21	40	_	21	36	ns
tPHL	Parity Output		_	21	40	-	21	36	7
tZH	Output Control to Output	7	_	14	28		14	25	ns
tZL	1		_	14	28	-	14	25	7
†HZ	Output Control to Output	C ₁ = 5.0 pF		14	28	-	14	25	ns
tLZ	1	R _L = 2.0 k	_	14	28	-	14	25	7

LOGIC DIAGRAM



INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



FUNCTION TABLE

		Inputs		Internal to Device Bus Outpu		Output					
An	DRCP	BĒ	RLE	ŌĒ	Dn	Qn	Q _n B _n		Function		
×	×	Н	×	X	X	×	н	×	Driver output disable		
×	×	×	×	Н	X	×	×	Z	Receiver output disable		
X	×	н	L	L	×	L	L	Н	Driver output disable		
x	×	н	L	L	×	н	н	L	and receive data via Bus input		
X	T x	×	н	×	×	NC	×	×	Latch received data		
L	1	×	×	×	L	×	×	×	Load driver register		
н	1 +	×	×	×	н	×	×	×			
×	L	×	×	×	NC	×	×	×	No driver clock restrictions		
×	н	×	×	×	NC	×	×	×			
×	×	L	×	×	L	×	Н	×	Drive Bus		
x	l x	L.	×	l x	н	×	L	×			

H = High

Z = High impedance

X = Don't care

L = Low

combinatorial delay.


NC = No change

† = Low-to-high transition

SWITCHING WAVEFORMS 3.0 V Driver 1.3 V Clock 3.0 V 1.3 V TPLH tent -Vон Bus 2.0 V Output VOL Receiver 1.3 V Output NOTE: Bus to Receiver output delay is measured by clocking data into the driver register and measuring the $\overline{\text{Bus}}$ to R

PARITY OUTPUT FUNCTION TABLE

BE	ODD Parity Output								
L	ODD = A0	⊕	Α1	•	Α2	0	A3		
н	ODD = Q0	0	Q1	•	Q2	⊕	Q3		



R2, R3


DEFINITIONS OF FUNCTIONAL TERMS

Receiver Latch Enable. When RLE is Low, RLE DRCP Driver Clock Pulse. Clock pulse for the data on the Bus inputs is passed through driver register. the receiver latches. When RLE is High, the ΒE Bus Enable. When the Bus Enable is Low, receiver latches are closed and will retain the four drivers are in the high impedance the data independent of all other inputs. ODD Odd parity output. Generates parity with Bus0, Bus1, the driver enabled, checks parity with the The four driver outputs and receiver inputs Bus2, Bus3 (data is inverted). driver in the high impedance state. ΩE R0, R1, The four receiver outputs. Data from the

Output Enable. When the OE input is High, the four three-state receiver outputs are in the high impedance state.

bus is inverted while data from the A input

is non-inverted.



PACKAGE DIMENSIONS

