### SPEED/PACKAGE AVAILABILITY

54LS F,W 54S F,W 74LS B 74S B

### DESCRIPTION

This Schottky-clamped high-performance multiplexer features three-state outputs that can interface directly with and drive data lines of bus-organized systems. With all but one of the common outputs disabled (at a high-impedance state) the low impedance of the single enabled output will drive the bus line to a high or low logic level. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output-enable circultry is designed such that the output disable times are shorter than the output enable times.


This three-state output feature means that n-bit (paralleled) data selectors with up to 258 sources can be implemented for data buses. It also permits the use of standard TTL registers for data retention throughout the system.

### **FUNCTION TABLE**


INI	OUTPUT Y			
OUTPUT	SELECT	A	8	
н	Х	Х	х	z
L	L	L	X	н
L	L	Н	Х	L
L	н	Х	L	н
L	н	X	Н	L

 $H=\mbox{high level, }L=\mbox{low level, }X=\mbox{irrelevant, }Z=\mbox{high impedance (off)}$ 

## **PIN CONFIGURATION**



### **BLOCK DIAGRAM**



# SWITCHING CHARACTERISTICS V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C

				54/74LS			54/74\$			
TEST CONDITIONS				C <sub>L</sub> =15pF			C <sub>L</sub> =15pF R <sub>L</sub> =280Ω			
PAR/	AMETER	FROM INPUT	TO OUTPUT	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Propa	agation delay time									
tPLH	Low-to-high	Data	Any		12	18	}	4	6	กร
<sup>1</sup> PHL	High-to-low				12	18	ł	4	6	
tPLH	Low-to-high	Select	Any		14	21		8	12	
t <sub>PHL</sub>	High-to-low	<b>!</b>			14	21		7.5	12	
Outpo	ut enable time									
<sup>t</sup> ZH	To high level	Output control	Any		20	30		13	19.5	
tZL	To low level				20	30	ļ	14	21	1
Output disable time				C <sub>L=</sub> 5pF			C <sub>L=</sub> 5pF			
tHZ	From high level	Output	Any		14	30	-	5.5	8.5	
<sup>1</sup> LZ	From low level	control		ĺ	14	25		9	14	

Load circuit and waveforms shown at front of section (totem pole outputs).