



MOTOROLA


**DUAL 4-INPUT MULTIPLEXER
(with 3-State Outputs)**

DESCRIPTION — The MC54F/74F253 is a Dual 4-Input Multiplexer with 3-State Outputs. It can select two bits of data from four sources using common select inputs. The outputs may be individually switched to a high-impedance state with a HIGH on the respective Output Enable \overline{OE} inputs, allowing the outputs to interface directly with bus oriented systems.


MC54F/74F253

**DUAL 4-INPUT MULTIPLEXER
WITH 3-STATE OUTPUTS
FAST™ SCHOTTKY TTL**

LOGIC DIAGRAM



**CONNECTION DIAGRAM DIP
(TOP VIEW)**



J Suffix — Case 620-09 (Ceramic)
N Suffix — Case 648-08 (Plastic)
D Suffix — Case 751B-03 (SOIC)

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54, 74	4.5	5.0	5.5	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54, 74	—	—	-3.0	mA
I _{OL}	Output Current — Low	54, 74	—	—	24	mA

FUNCTIONAL DESCRIPTION

The F253 contains two identical 4-input Multiplexers with 3-State Outputs. They select two bits from four sources selected by common Select Inputs (S₀, S₁). The 4-input multiplexers have individual Output Enable (\overline{OE}_a , \overline{OE}_b) inputs which when HIGH, force the outputs to a high impedance (high Z) state.

The F253 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two select inputs. The logic equations for the outputs are shown below:

$$Z_a = \overline{OE}_a \cdot (I_{0a} \cdot \overline{S}_1 \cdot \overline{S}_0 + I_{1a} \cdot \overline{S}_1 \cdot S_0 + I_{2a} \cdot S_1 \cdot \overline{S}_0 + I_{3a} \cdot S_1 \cdot S_0)$$

$$Z_b = \overline{OE}_b \cdot (I_{0b} \cdot \overline{S}_1 \cdot \overline{S}_0 + I_{1b} \cdot \overline{S}_1 \cdot S_0 + I_{2b} \cdot S_1 \cdot \overline{S}_0 + I_{3b} \cdot S_1 \cdot S_0)$$

If the outputs of 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.

TRUTH TABLE

SELECT INPUTS		DATA INPUTS				OUTPUT ENABLE	OUTPUT
S ₀	S ₁	I ₀	I ₁	I ₂	I ₃	\overline{OE}	Z
X	X	X	X	X	X	H	(Z)
L	L	L	X	X	X	L	L
L	L	H	X	X	X	L	H
H	L	X	L	X	X	L	L
H	L	X	H	X	X	L	H
L	H	X	X	L	X	L	L
L	H	X	X	H	X	L	H
H	H	X	X	X	L	L	L
H	H	X	X	X	H	L	H

H = HIGH Level
 L = LOW Level
 X = Immaterial
 (Z) = High Impedance (off)
 Address inputs S₀ and S₁ are common to both sections.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage	
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage	
V _{IK}	Input Clamp Diode Voltage			-1.2	V	I _{IN} = 18 mA	V _{CC} = MIN
V _{OH}	Output HIGH Voltage	54, 74	2.4		V	I _{OH} = -3.0 mA	V _{CC} = 4.50 V
		74	2.7		V	I _{OH} = -3.0 mA	V _{CC} = 4.75 V
V _{OL}	Output LOW Voltage			0.5	V	I _{OL} = 24 mA	V _{CC} = MIN
I _{OZH}	Output Off Current—HIGH			50	μA	V _{OUT} = 2.7 V	V _{CC} = MAX
I _{OZL}	Output Off Current—LOW			-50	μA	V _{OUT} = 0.5 V	V _{CC} = MAX
I _{IH}	Input HIGH Current			20	μA	V _{IN} = 2.7 V	V _{CC} = MAX
				0.1	μA	V _{IN} = 7.0 V	
I _{IL}	Input LOW Current			-0.6	mA	V _{IN} = 0.5 V	V _{CC} = MAX
I _{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX
I _{CC}	Power Supply Current Total, Output HIGH			16	mA	OE _n = GND I _O = 4.5 V; S _n , I ₁ - I ₃ = GND	
	Total, Output LOW			23		I _n , S _n , OE _n = GND V _{CC} = MAX	
	Total at HIGH-Z			23		OE _n = 4.5 V, V _{CC} = MAX I _n , S _n = GND	

MC54F/74F253





AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF		54F T _A = -55°C to +125°C V _{CC} = 5.0 V ± 10% C _L = 50 pF		74F T _A = 0°C to +70°C V _{CC} = 5.0 V ± 10% C _L = 50 pF		UNITS
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Propagation Delay S _n to Z _n	4.5	11.5	3.5	15	4.5	13.5	ns
t _{PHL}	Propagation Delay S _n to Z _n	3.0	9.0	2.5	11	3.0	10	
t _{PLH}	Propagation Delay I _n to Z _n	3.0	7.0	2.5	9.0	3.0	8.0	ns
t _{PHL}	Propagation Delay I _n to Z _n	2.5	6.0	2.5	8.0	2.5	7.0	
t _{PZH}	Output Enable Time	3.0	8.0	2.5	10	3.0	9.0	ns
t _{PZL}	Output Enable Time	3.0	8.0	2.5	10	3.0	9.0	
t _{PHZ}	Output Disable Time	2.0	5.0	2.0	6.5	2.0	6.0	ns
t _{PLZ}	Output Disable Time	2.0	6.0	2.0	8.0	2.0	7.0	

AC TEST CIRCUIT



PROPAGATION DELAY MEASUREMENTS



NOTES:

- All input waveforms have the following characteristics:
 Low Level = 0V
 High Level = 3.0 V
 Rise and Fall Times (10% to 90%) = 2.5 ns
- All timing is measured at 1.5 V unless otherwise indicated.