DAC700/01/02/03

6.1

Or. Call Customer Service at 1-800-548-6132 (USA Only)

BURR-BROWN CORP





DAC700/702 DAC701/703

AVAILABLE IN DIE

Monolithic 16-Bit DIGITAL-TO-ANALOG CONVERTERS

FEATURES


- MONOLITHIC CONSTRUCTION
- V_{OUT} AND I_{OUT} MODELS
- HIGH ACCURACY: Linearity Error ±0.0015% of FSR max Differential Linearity Error ±0.003% of FSR
- MONOTONIC (at 15 bits) OVER FULL SPECIFICATION TEMPERATURE RANGE
- PIN-COMPATIBLE WITH DAC70, DAC71, DAC72
- LOW COST
- **DUAL-IN-LINE PLASTIC AND HERMETIC CERAMIC AND SOIC**
- /QM ENVIRONMENTAL SCREENING AVAILABLE
- BURN-IN PROGRAM AVAILABLE (-BI)

DESCRIPTION

This is another industry first from Burr-Brown-a complete 16-bit digital-to-analog converter that includes a precision buried-zener voltage reference and a low-noise, fast-settling output operational amplifier (voltage output models), all on one small monolithic chip. A combination of current-switch design techniques accomplishes not only 15-bit monotonicity over the entire specified temperature range, but also a maximum end-point linearity error of ±0.0015% of full-scale range. Total full-scale gain drift is limited to ±10ppm/°C maximum (LH and CH grades).

Digital inputs are complementary binary coded and are TTL-, LSTTL-, 54/74C- and 54/74HC-compatible over the entire temperature range. Outputs of 0 to $\pm 10V$, $\pm 10V$, 0 to -2mA, and $\pm 1mA$ are available.

These D/A converters are packaged in hermetic 24-pin ceramic side-brazed or molded plastic. The DIP-packaged parts are pin-compatible with the voltage and current output DAC71 and DAC72 model families. The DAC700 and DAC702 are also pin-compatible with the DAC70 model family. In addition, the DAC703 is offered in a 24-pin SOIC package for surface mount applications.



Tucson, AZ 85734 · Street Address: 6730 S. Tucson Blvd. · Tucson. AZ 85706 International Airport Industrial Park · Mailing Address: PO Box 11400 Tel: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP Telex: 066-6491

SPECIFICATIONS

BURR-BROWN CORP

ELECTRICAL

At +25°C and rated power supplies unless otherwise noted.

MODEL	D/	C702/703	J, D	DAC7	00/701/70	2/703K	DAC70	0/701/702	703B, S	DAC70	0/701/702	/703L, C	
PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT	L	<u> </u>	L		1	·	'	·	·	L	<u> </u>		
DIGITAL INPUT	I	1	1	I	1	1	l		<u> </u>	•	T		
Resolution	i		16]				•	l	i		Bits
Digital Inputs (1)	ŀ									1	[ŀ
V _H	+2.4		+V _{cc}	:	l		•		:]		V
ν	-1.0		+0.8	١ .		:	•		:	١ .		1 :	V
l_{H} , $V_1 = +2.7V$ l_{H} , $V_1 = +0.4V$	l	-0.35	+40 -0.5	·		:			.	l	١.		μA mA
		1 -0.35	-0.5	<u> </u>		<u> </u>			L	L		L	****
TRANSFER CHARACTERI	STICS			,		,		г					
ACCURACY ⁽²⁾ Linearity Error ⁽⁴⁾	1	±0.0015	±0.006	•	١.	±0.003					±0.00075	±0.0015	% of FSR ⁽³⁾
Differential Linearity	l	120.0013	10.000	l		10.003		l			10.00073	10.0015	76 01 1 01 1
Error ⁽⁴⁾		±0.003	±0.012	l		±0.006			•		±0.0015	±0.003	% of FSR
Differential Linearity		ļ		i									Ì
Error at Bipolar Zero	i	f		l								١.	
(DAC702/703) ⁽⁴⁾					±0.003	±0.006		±0.0015	±0.003		:	l :	% of FSR
Gain Error ⁽⁵⁾ Zero Error ^(5, 6)		±0.07 ±0.05	±0.30 ±0.10		:	±0.15		±0.05	±0.10			.	% % of FSR
Monotonicity Over Spec.		10.05	10.10										201131
Temp Range	13			14			•			15			Bits
DRIFT (over specification temperature range) Total Error Over Temperature Range (all models) ⁽⁷⁾		±0.08				±0.15		±0.05	±0.10				% of FSR
Total Full Scale Drift:				ŀ		200			20.10		İ		
DAC700/701		±10	ĺ		•	±30		±8.5	±18		±6	±13	ppm of FSR/°C
DAC702/703		±10				±25		±7	±15		· .	•	ppm of FSR/°C
Gain Drift (all models)		±10	±30		•	±25		±7	±15		±5	±10	ррпи⁰С
Zero Drift: DAC700/701					±2.5	±5		±1.5	±3				ppm of FSR/°C
DAC702/703		±5	±15		12.3	±12		±4	±10		±2.5	±5	ppm of FSR/°C
Differential Linearity					Ì								, , , , , , , , , , , , , , , , , , ,
Over Temp.(4)			±0.012			+0.009.			•			+0.006.	% of FSR
		'				-0.006						-0.003	
Linearity Error Over Temp.(4)			±0.012			±0.006			٠			±0.003	% of FSR
SETTLING TIME (to													
±0.003% of FSR) ⁽⁸⁾													
DAC701/703 (V _{out} Models)						_							
Full Scale Step, 2kΩ Load		4			•	8			•		*	•	μs
1LSB Step at Worst-Case Code ⁽⁹⁾		2.5											μŝ
Slew Rate		10											V/µs
DAC700/702 (I _{out} Models)													•
Full Scale Step (2mA),													
10 to 100Ω Load 1kΩ Load		350 1				1000					1: 1		ns
		1. 1				3					L		μs
OUTPUT		<u> </u>									I		
VOLTAGE OUTPUT MODELS													
DAC701 (CSB Code)					0 to +10			•					V
DAC703 (COB Code)		±10			•			•	ŀ		•		V
Output Current	±5	ا مرد ا		•			•	.		•			mA
Output impedance Short Circuit to		0.15							l			İ	Ω
Common Duration		Indefinite						•					
CURRENT OUTPUT													
MODELS						-	ĺ		ļ				
DAC700 (CSB Code)(10) 5					0 to -2				[•		mA
Output Impedance(10)					4				i				kΩ
DAC702 (COB Code)(10)		±1									:		mA
Output Impedance(10) Compliance Voltage		2.45 ±2.5			.						.		kΩ. V
Compliance Fullage		16.0									L		•

Or, Call Customer Service at 1-800-548-6132 (USA Only)

ELECTRICAL (CONT) BU

BURR-BROWN CORP

MODEL	DA	C702/703.	J, D	DAC7	00/701/70	2/703K	DAC70	0/701/702	/703B, S	DAC70	0/701/702/	703L, C	
PARAMETER	MIN	TYP	MAX	Min	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
REFERENCE VOLTAGE													
Voltage	l	+6.3		+6.0	+6.3	+6.6	+6.24	+6.3	+6.36	•	•	٠ ا	V
Source Current Available	l				١.		Ι.	١.	1		١.	l	
for External Loads		+2.5 ±10		+1.5	l :	±25	l	:	±15				mA ppm/°C
Temperature Coefficient Short Circuit to Common	1	±10			i -	123	l		±15				ppiivo
Duration		indefinite					l			İ			1
POWER SUPPLY REQUIR	EMENTS				l		L	1		L	L	L	l
		1 45	40.5	•					· ·				V
Voltage: +V _{cc}	13.5 13.5	15 15	16.5 16.5	:		:	Ι.		.		:		V
-∨ _∞ ∨∞	13.5	15 +5	+16.5				١.						ĺv
Current (No Load):	15	*3	+10.5				l					1	I '
DAC700/702	1	1					l	•			-		
(I _{out} Models)	1	1			İ		l						
+V _{cc}		+10	+25		٠.	•	l	•				•	mA
-V _{cc}		-13	-25		٠.	•	l	•			٠.	•	mA
V _{DO}		+4	+8		١ ٠	•	l	•				•	mA
DAC701/703	Į.]					l		1		1		
(V _{out} Models)		l l			١.		ŀ		١.		١.	١.	l mA
+V _{cc}		+16	+30		1 :		ŀ		.			١.	mA
-V _{cc}		-18 +4	-30 +8				ŀ						mA
V _{oo} Power Dissipation:		1**	+0				l						
(V ₀₀ = +5.0V) ⁽¹¹⁾							ŀ						
DAC700/702		365				790	l		630				mW
DAC701/703		530				940	l		780				mW
Power Supply Rejection:					ł		ŀ						
+V _{cc}		±0.0015	±0.006		•	•	ŀ	•	±0.003				% of FSR/%V _{cc}
-V _{cc}	ļ	±0.0015	±0.006		٠	•	İ	•	±0.003		٠ ا	٠ ا	% of FSR/%V _{cc}
V _{DD}		±0.0001	±0.001		•	•		•	•		•	•	% of FSR/%V ₀₀
TEMPERATURE RANGE													
Specification:							l						
B, C Grades							-25		+85	•		١ •	°C
S Grades							-55		+125				.c
J, K, L Grades	0		+70	•		•	I			0		+70	င့ ္
Storage: Ceramic	1			-60		+150	٠.			•	1	١.	
Plastic, SOIC	60		+100	•	L	•				L			°C

^{*} Specification same as model to the left.

NOTES: (1) Digital inputs are TTL, LSTTL, 54/74C, 54/74HC, and 54/74HTC compatible over the operating voltage range of V_{co} = +5V to +15V and over the specified temperature range. The input switching threshold remains at the TTL threshold of 1.4V over the supply range of V_{co} = +5V to +15V. As logic "0" and logic "1" inputs vary over 0V to +0.8V and +2.4V to +10V respectively, the change in the DIA conventer output voltage will not exceed ±0.0015% of FSR for the LH and CH grades, ±0.003% of FSR for the BH grade and ±0.006% of FSR for the KG grade. (2) DAC700 and DAC702 (current-output models) are specified and tested with an external output operational amplifier connected using the Internal feedback resistor in all parameters except settling time. (3) FSR means full-scale range and is 20V for the ±10V range (DAC703), 10V for the 0 to +10V range (DAC703). FSR is 2mA for the ±1 mA range (DAC702) and the 0 to +2mA range (DAC703). 00V for the 1-scale range is equivalent to 1LSB in 14-bit resolution. ±0.006% of full-scale range is equivalent to 1LSB in 14-bit resolution. ±0.006% of full-scale range is equivalent to 1LSB in 14-bit resolution. ±0.006% of full-scale range is equivalent to 1LSB in 14-bit resolution around the zero point. (6) Error at input code FFFF_i for DAC700 and DAC701. 7FFF_i for DAC702 and DAC703. (7) With gain and zero errors adjusted to zero at +25°C. (8) Maximum represents the 3c limit. Not 100% tested for this parameter. (9) At the major carry. FFFF_i to 5000, and 8000, no 7FFF_i. (10) Tolerance on output impedance and output current is ±30%. (11) Power dissipation is an additional 40mW when V_{co} is operated at +15V.


ABSOLUTE MAXIMUM RATINGS

	+V _{cc} to Common	V _{our} (DAC701/703)
- 1	Digital Data Inputs to Common1V, +18V	Lead Temperature (soldering, 10s)300°C
	Reference Out to Common	NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.


MECHANICAL

BURR-BROWN CORP




	INÇ	IES .	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
A	1.185	1.215	30.10	30.86	
В	.600	.620	15.24	15.75	
С	.125	.171	3.18	4.34	
٥	.015	.021	0.38	0.53	
F.	.035	.060	0.89	1.52	
G	.100 B	ASIC	2.54 BASIC		
H	.030	.070	0.76	1.78	
7	.008	.012	0.20	0.30	
К	.120	.240	3.05	6.10	
L	.600 BASIC		15.24 BASIC		
М		10°	_	10°	
N	.025	.060	0.64	1.52	

NOTE: Leads in true position within 0.01° (0.25mm) R at MMC at seating plane.



	INC	ÆS	MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
A	1.233	1.283	31.32	32.59
В	.538	.575	13.67	14.61
C	.169	.224	4.29	5.70
D	.015	.023	0.38	0.58
F	.043	.062	1.09	1.57
G	.100 B	ASIC	2.54 BASIC	
н	.030	.090	0.76	2.29
J	.008	.015	0.20	0.38
K	.100	.132	2.54	3.35
L	.600 BASIC		15.24 BASIC	
М	0°	10°	0°	10°
N	.018	.022	0.46	0.56

NOTE: Leads in true position within 0.01° (0.25mm) R at MMC at seating plane.



	INCI	1ES	MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
A	.602	.618	15.29	15.70
A ₁	.595	.618	15.11	15.70
В	.286	.302	7.26	7.67
Bt	.270	.285	6.86	7.24
c	.093	.108	2.36	2.74
٥	.015	.019	0.38	0.48
G	.050 B	ASIC	1.27 B	ASIC
H	.026	.034	0.66	0.86
7	.008	.012	0.20	0.30
٦	.390	.422	9.91	10.72
М	0°	10°	0°	10°
N	.000	.012	0.00	0.30


NOTE: Leads in true position within 0.01" (0.25mm) R at MMC at seating plane. Pin numbers shown for reference only. Numbers may not be marked on package.



Or, Call Customer Service at 1-800-548-6132 (USA Only)

DICE INFORMATION

BURR-BROWN CORP




PAD	FUNCTION	PAD	FUNCTION
1	Bit 1 (MSB) Input	16	Bit 15 Input
2	Bit 2 Input	17	Bit 16 Input
3	Bit 3 Input	18	R _m –10kΩ
4	Bit 4 Input	19	No Connection
5	Bit 5 Input	20	R _{FB} –10kΩ
6	Bit 6 Input	21	+5V Supply
7	Bit 7 Input	22	Digital Ground
8	Bit 8 Input	23	Analog Ground
9	Bit 9 Input	24	Current Output
10	Bit 10 Input	25	Bipolar Offset
11	Bit 11 Input	26	Gain Adjust
12	Bit 12 Input	27	+15V Supply
13	-15V Supply	28	Reference Output
14	Bit 13 Input	29	15V Supply
15	Bit 14 Input	30	Zener Test Point
ĺ			Do Not Use

Substrate Blas: -V_{cc}

MECHANICAL INFORMATION

	MILS (0.001")	MILLIMETERS
Die Size	153 x 120	3.89 x 3.05
Die Thickness	20 Mils	0.5
Min. Pad Size	4 x 4	0.1 x 0.1
Metalization	Aluminum	

See "DICE PRODUCTS" Section 17 in Data Book Supplement Volume 33c, or contact Burr-Brown for current information.



PAD	FUNCTION	PAD	FUNCTION
1	Bit 1 (MSB) Input	16	Bit 15 Input
2	Bit 2 Input	17	Bit 16 Input
3	Bit 3 Input	18	R _{FR} -10kΩ
4	Bit 4 Input	19	Voltage Output
5	Bit 5 Input	20	R _{cs} -10kΩ
6	Bit 6 Input	21	+5V Supply
7	Bit 7 Input	22	Digital Ground
8	Bit 8 Input	23	Analog Ground
9	Bit 9 Input	24	Current Output
10	Bit 10 Input	25	Bipolar Offset
11	Bit 11 Input	26	Gain Adjust
12	Bit 12 Input	27	+15V Supply
13	-15V Supply	28	Reference Output
14	Bit 13 Input	29	-15V Supply
15	Bit 14 Input	30	Zener Test Point
			Do Not Use


Substrate Blas: -Vcc

MECHANICAL INFORMATION

	MILS (0.001")	MILLIMETERS
Die Size	153 x 120	3.89 x 3.05
Die Thickness	20 Mils	0.5
Min. Pad Size	4×4	0.1 x 0.1
Metalization	Aluminum	

See "DICE PRODUCTS" Section 17 in Data Book Supplement Volume 33c, or contact Burr-Brown for current information.

CONNECTION DIAGRAMS



PIN ASSIGNMENTS

	ALL PACKAGES				
PIN#	DAC700/702	DAC701/703			
1	Bit 1 (MSB)	Bit 1 (MSB)			
2	Bit 2	Bit 2			
2 3	Bit 3	Bit 3			
4	Bit 4	Bit 4			
5	Bit 5	Bit 5			
6	Bit 6	Bit 6			
7	Bit 7	Bit 7			
8	Bit 8	Bit 8			
9	Bit 9	Bit 9			
10	Bit 10	Bit 10			
11	Bit 11	Bit 11			
12	Bit 12	Bit 12			
13	Bit 13	Bit 13			
14	Bit 14	Bit 14			
15	Bit 15	Bit 15			
16	Bit 16 (LSB)	Bit 16 (LSB)			
17	R _{FEEDBACK}	V _{out}			
18	V	V ₉₀			
19	v _{cc}	-V _{cc}			
20	Common	Common			
21	l _{ost}	Summing Junction (Zero Adjust)			
22	Gain Adjust	Gain Adjust			
23	+V _{cc}	+V _{cc}			
24	+6.3V Reference Output	+6.3V Reference Output			

	ANALOG OUTPUT					
DIGITAL INPUT CODES	DAC700/701 Complementary Straight Binary (CSB)	DAC702/703 Complementary Offset Binary (COB)	DAC702/703 Complementary Two's Complement (CTC)*			
0000 _H 7FFF _H 8000 _H	+ Full Scale +1/2 Full Scale +1/2 Full Scale -1LSB	+ Full Scale Bipolar Zero -1LSB	-1LSB - Full Scale + Full Scale			
* Invert the MSB of the COB code with an external Inverter to obtain CTC						

TABLE I. Digital Input Codes.

DISCUSSION OF **SPECIFICATIONS**

DIGITAL INPUT CODES

The DAC700/701/702/703 accept complementary digital input codes in either binary format (CSB, unipolar or COB, bipolar). The COB models DAC702/703 may be connected by the user for either complementary offset binary (COB) or complementary two's complement (CTC) codes (see Table I).

ACCURACY

Linearity

This specification describes one of the most important measures of performance of a D/A converter. Linearity error is the deviation of the analog output from a straight line drawn through the end points (all bits ON point and all bits OFF point).

Differential Linearity Error

Differential linearity error (DLE) of a D/A converter is the deviation from an ideal 1LSB change in the output from one adjacent output state to the next. A differential linearity error specification of $\pm 1/2$ LSB means that the output step sizes can be between 1/2LSB and 3/2LSB when the input changes from one adjacent input state to the next. A negative DLE specification of no more than -1LSB (-0.006% for 14-bit resolution) insures monotonicity.

Monotonicity

Monotonicity assures that the analog output will increase or remain the same for increasing input digital codes. The DAC700/701/702/703 are specified to be monotonic to 14 bits over the entire specification temperature range.

DRIFT

Gain Drift

Gain drift is a measure of the change in the full-scale range output over temperature expressed in parts per million per



Or. Call Customer Service at 1-800-548-6132 (USA Only) BURR-BROWN CORP

ORDERING INFORMATION

MODEL	PACKAGE	OUTPUT CONFIGURATION	TEMPERATURE RANGE	LINEARITY ERROR, MAX AT +25°C (% of FSR)	GAIN DRIFT MAX (ppm/°C)
DAC702D,703D	25 Die/Pack	±1mA, ±10V	0°C to +70°C	±0.006	±30
DAC702JP, DAC703JP	Plastic DIP	±1mA, ±10V	0°C to +70°C	±0.006	±30
DAC702KP, DAC703KP	Plastic DIP	±1mA, ±10V	0°C to +70°C	±0.003	±25
DAC700KH, DAC701KH	Ceramic DIP	0 to -2mA, 0 to +10V	0°C to +70°C	±0.003	±25
DAC702KH, DAC703KH	Ceramic DIP	±1mA, ±10V	0°C to +70°C	±0.003	±25
DAC700BH, DAC701BH	Ceramic DIP	0 to -2mA, 0 to +10V	-25°C to +85°C	±0.003	±15
DAC702BH, DAC703BH	Ceramic DIP	±1mA, ±10V	-25°C to +85°C	±0.003	±15
DAC700BH/QM, DAC701BH/QM	Ceramic DIP	0 to -2mA, 0 to +10V	/QM Screening	±0.003	±15
DAC702BH/QM, DAC703BH/QM	Ceramic DIP	±1mA, ±10V	/QM Screening	±0.003	±15
DAC700LH, DAC701LH	Ceramic DIP	0 to -2mA, 0 to +10V	0°C to +70°C	±0.0015	±10
DAC700CH, DAC701CH	Ceramic DIP	0 to -2mA, 0 to +10V	-25°C to +85°C	±0.0015	±10
DAC700SH, DAC701SH	Ceramic DIP	0 to -2mA, 0 to +10V	-55°C to +125°C	±0.003	±15
DAC702LH, DAC703LH	Ceramic DIP	±1mA, ±10V	0°C to +70°C	±0.0015	±10
DAC702CH, DAC703CH	Ceramic DIP	±1mA, ±10V	-25°C to +85°C	±0.0015	±10
DAC702SH, DAC703SH	Ceramic DIP	±1mA, ±10V	-55°C to +125°C	±0.003	±15
DAC703JU	Plastic SOIC	±10V	0°C to +70°C	±0.006	
DAC703KU	Plastic SOIC	±10V	0°C to +70°C	±0.003	

DI IDALIN CODEENIAC	

MODEL	PACKAGE	OUTPUT CONFIGURATION	TEMPERATURE RANGE	LINEARITY ERROR, MAX AT +25°C (% of FSR)	BURN-IN TEMP. (160h)(1)
DAC702JP-BI	Plastic DIP	±1mA	0°C to +70°C	±0.006	85°C
DAC703JP-BI	Plastic DIP	±10V	0°C to +70°C	±0.006	85°C
DAC702KP-BI	Plastic DIP	±1mA	0°C to +70°C	±0.003	85°C
DAC703KP-BI	Plastic DIP	±10V	0°C to +70°C	±0.003	85°C
DAC700KH-BI	Ceramic DIP	0 to -2mA	0°C to +70°C	±0.003	85°C
DAC700LH-BI	Ceramic DIP	0 to -2mA	0°C to +70°C	±0.0015	85°C
DAC700BH-BI	Ceramic DIP	0 to -2mA	-25°C to +85°C	±0.003	85°C
DAC700CH-BI	Ceramic DIP	0 to -2mA	-25°C to +85°C	±0.0015	85°C
DAC700SH-BI	Ceramic DIP	0 to2mA	-55°C to +125°C	±0.003	125°C
DAC701KH-BI	Ceramic DIP	0 to +10V	0°C to +70°C	±0.003	85°C
DAC701LH-BI	Ceramic DIP	0 to +10V	0°C to +70°C	±0.0015	85°C
DAC701BH-BI	Ceramic DIP	0 to +10V	-25°C to +85°C	±0.003	85℃
DAC701CH-BI	Ceramic DIP	0 to +10V	-25°C to +85°C	±0.0015	85°C
DAC701SH-BI	Ceramic DIP	0 to +10V	-55°C to +125°C	±0.003	125°C
DAC702KH-BI	Ceramic DIP	±1mA	0°C to +70°C	±0.003	85°C
DAC702LH-BI	Ceramic DIP	±1mA	0°C to +70°C	±0.0015	85°C
DAC702BH-BI	Ceramic DIP	±1mA	-25°C to +85°C	±0.003	85°C
DAC702CH-BI	Ceramic DIP	±1mA	-25°C to +85°C	±0.0015	85°C
DAC702SH-BI	Ceramic DIP	±1mA	-55°C to +125°C	±0.003	125°C
DAC703KH-BI	Ceramic DIP	±10V	0°C to +70°C	±0.003	85°C
DAC703LH-BI	Ceramic DIP	±10V	0°C to +70°C	±0.0015	85°C
DAC703BH-BI	Ceramic DIP	±10V	-25°C to +85°C	±0.003	85°C
DAC703CH-BI	Ceramic DIP	±10V	-25°C to +85°C	±0.0015	85°C
DAC703SH-BI	Ceramic DIP	±10V	-55°C to +125°C	±0.003	125°C

NOTE: (1) Or equivalent combination of time and temperature.

degree centigrade (ppm/°C). Gain drift is established by: (1) testing the end point differences for each D/A at t_{MIN}, +25°C and t_{Max}; (2) calculating the gain error with respect to the +25°C value; and (3) dividing by the temperature change.

Zero Drift

Zero drift is a measure of the change in the output with FFFF_u (DAC700 and DAC701) applied to the digital inputs over the specified temperature range. For the bipolar models, zero is measured at 7FFF_H (bipolar zero) applied to the digital inputs. This code corresponds to zero volts (DAC703) or zero milliamps (DAC702) at the analog output. The maximum change in offset at t_{MIN} or t_{MAX} is referenced to the zero error at +25°C and is divided by the temperature change. This drift is expressed in parts per million of full scale range per degree centigrade (ppm of FSR/°C).

SETTLING TIME

Settling time of the D/A is the total time required for the analog output to settle within an error band around its final value after a change in digital input. Refer to Figure 1 for typical values for this family of products.

Voltage Output

Settling times are specified to ±0.003% of FSR (±1/2LSB for 14 bits) for two input conditions: a full-scale range change of 20V (DAC703) or 10V (DAC701) and a 1LSB change at the "major carry," the point at which the worst-case settling




FIGURE 1. Final-Value Error Band vs Full-Scale Range Settling Time.

time occurs. (This is the worst-case point since all of the input bits change when going from one code to the next).

Current Output

Settling times are specified to $\pm 0.003\%$ of FSR for a full-scale range change for two output load conditions; one for 10Ω to 100Ω and one for 1000Ω . It is specified this way because the output RC time constant becomes the dominant factor in determining settling time for large resistive loads.

COMPLIANCE VOLTAGE

Compliance voltage applies only to current output models. It is the maximum voltage swing allowed on the output current pin while still being able to maintain specified accuracy.

POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a change in a power supply voltage on the D/A converter output. It is defined as a percent of FSR change in the output per percent of change in either the positive supply $(+V_{CC})$, negative supply $(-V_{CC})$ or logic supply (V_{DD}) about the nominal power supply voltages (see Figure 2).




FIGURE 2. Power Supply Rejection vs Power Supply Ripple Frequency.

BURR-BROWN CORP

It is specified for DC or low frequency changes. The typical performance curve in Figure 2 shows the effect of high frequency changes in power supply voltages.

REFERENCE SUPPLY

All models have an internal low-noise $\pm 6.3V$ reference voltage derived from an on-chip buried zener diode. This reference voltage, available to the user, has a tolerance of $\pm 5\%$ (KH models) and $\pm 1\%$ (BH models). A minimum of 1.5mA is available for external loads. Since the output impedance of the reference output is typically 1W, the external load should remain constant.

If a varying load is to be driven by the reference supply, an external buffer amplifier is recommended to drive the load in order to isolate the bipolar offset (connected internally to the reference) from load variations.

BURN-IN SCREENING

Burn-in screening is an option available for selected models of the DAC700 family of products. Burn-in duration is 160 hours at the temperature shown below (or equivalent combination of time and temperature).

MODEL	TEMP. RANGE	BURN-IN SCREENING
DAC700BH-BI	-25°C to +85°C	160 hours at 85°C
DACZDOCH-DI	_55°C to ±125°C	160 hours at 125°

All units are tested after burn-in to ensure that grade specifications are met. To order burn-in add "-BI" to the base model number.

ENVIRONMENTAL SCREENING

/QM Screening

Burr-Brown /QM models are environmentally screened versions of our standard industrial products designed to provide enhanced reliability. The screening, tabulated below, is performed to selected methods of MIL-STD-883. Reference to these methods provides a convenient method of communicating the screening levels and basic procedures employed; it does not imply conformance to any other military standards or to any methods of MIL-STD-883 other than those specified below. Burr-Brown's detailed procedures may vary slightly, model-to-model, from those in MIL-STD-883.

Screening Flow for /QM Models

SCREEN	MIL-STD-883 METHOD	CONDITION	COMMENTS
Internal Visual	BBC Standard		QC4118
High Temperature Storage (Stabilization Bake)	1008	С	+150°C, 24h
Temperature Cycling	1010	С	-65°C to +150°C, 10 cycles
Burn-In	1015	В	-125°C, 160h
Constant Acceleration	2001	E	30,000G
Hermeticity Fine Leak Gross Leak	1014 1014	A1 or A2 C	5 x 10 ⁻⁸ atm cc/s 60psig, 2h
External Visual	BBC Standard		QC5150

Or. Call Customer Service at 1-800-548-6132 (USA Only)

OPERATING INSTRUCTIONS

POWER SUPPLY CONNECTIONS

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram. 1µF tantalum capacitors should be located close to the D/A converter.

EXTERNAL ZERO AND GAIN ADJUSTMENT

Zero and gain may be trimmed by installing external zero and gain potentiometers. Connect these potentiometers as shown in the Connection Diagram and adjust as described below. TCR of the potentiometers should be $100 \text{ppm/}^{\circ}\text{C}$ or less. The $3.9 \text{M}\Omega$ and $270 \text{k}\Omega$ resistors ($\pm 20\%$ carbon or better) should be located close to the D/A converter to prevent noise pickup. If it is not convenient to use these high-value resistors, an equivalent "T" network, as shown in Figure 3, may be substituted in place of the $3.9 \text{M}\Omega$ part. A $0.001 \mu\text{F}$ to $0.01 \mu\text{F}$ ceramic capacitor should be connected from Gain Adjust to Common to prevent noise pickup. Refer to Figures 4 and 5 for the relationship of zero and gain adjustments to unipolar and bipolar D/A converters.

Zero Adjustment

For unipolar (CSB) configurations, apply the digital input code that produces zero voltage or zero current output and adjust the zero potentiometer for zero output.

For bipolar (COB, CTC) configurations, apply the digital input code that produces zero output voltage or current. See Table II for corresponding codes and the Connection Diagram for zero adjustment circuit connections. Zero calibration should be made before gain calibration.




FIGURE 3. Equivalent Resistances.




FIGURE 4. Relationship of Zero and Gain Adjustments for Unipolar D/A Converters, DAC700 and DAC701.

BURR-BROWN CORP

Gain Adjustment

Apply the digital input that gives the maximum positive output voltage. Adjust the gain potentiometer for this positive full scale voltage. See Table II for positive full scale voltages and the Connection Diagram for gain adjustment circuit connections.

INSTALLATION CONSIDERATIONS

This D/A converter family is laser-trimmed to 14-bit linearity. The design of the device makes the 16-bit resolution available. If 16-bit resolution is not required, bit 15 and bit 16 should be connected to $V_{\rm pp}$ through a single $1k\Omega$ resistor.

Due to the extremely high resolution and linearity of the D/A converter, system design problems such as grounding and contact resistance become very important. For a 16-bit converter with a 10V full-scale range, 1LSB is 153 μ V. With a load current of 5mA, series wiring and connector resistance of only 30m Ω will cause the output to be in error by 1LSB. To understand what this means in terms of a system layout, the resistance of #23 wire is about 0.021 Ω /ft. Neglecting contact resistance, less than 18 inches of wire will produce a 1LSB error in the analog output voltage!

In Figures 6, 7, and 8, lead and contact resistances are represented by R_1 through R_5 . As long as the load resistance R_L is constant, R_2 simply introduces a gain error and can be removed during initial calibration. R_3 is part of R_L , if the output voltage is sensed at Common, and therefore introduces no error. If R_L is variable, then R_2 should be less than $R_{L\,\text{MIN}}/2^{16}$ to reduce voltage drops due to wiring to less than $1L\,\text{SB}$. For example, if $R_L\,\text{MIN}$ is $5\,\text{K}\Omega$, then R_2 should be less than 0.08Ω . R_L should be located as close as possible to the D/A converter for optimum performance. The effect of R_4 is negligible.

In many applications it is impractical to sense the output voltage at the output pin. Sensing the output voltage at the system ground point is permissible with the DAC700 family




FIGURE 5. Relationship of Zero and Gain Adjustments for Bipolar D/A Converters, DAC702 and DAC703.

			VOLTAG	E OUTPUT MODELS	3		
		ANALOG OUTPUT					
		DAC701 UNIPOLAR			DAC703 BIPOLAR		
DIGITAL INF	AUT CODE	16-BIT	15-BIT	14-BIT	16-BIT	15-BIT	14-BIT
1LSB 0000 _H FFFF _H	(μV) (V) (V)	153 +9.99985 0	305 +9.99969 0	610 +9.99939 0	305 +9.99960 –10.0000	610 +9.99939 -10.0000	1224 +9.99878 -10.0000
			ANALO	G OUTPUT MODELS			
				ANALOG	OUTPUT		
		DAC700 UNIPOLAR DAC702 BIPOLAR					
DIGITAL INF	OT CODE	16-BIT	15-BIT	14-BIT	16-BIT	15-BIT	14-BIT
1LSB 0000 _H FFFF _H	(μΑ) (mA) (mA)	0.031 1.99997 0	0.061 -1.99994 0	0.122 -1.99988 0	0.031 -0.99997 +1.00000	0.061 -0.99994 +1.00000	0.122 0.99988 +1.00000

TABLE II. Digital Input and Analog Output Relationships.

because the D/A converter is designed to have a constant return current of approximately 2mA flowing from Common. The variation in this current is under 20 μ A (with changing input codes), therefore R₄ can be as large as 3 Ω without adversely affecting the linearity of the D/A converter. The voltage drop across R₄ (R₄× 2mA) appears as a zero error and can be removed with the zero calibration adjustment. This alternate sensing point (the system ground point) is shown in Figures 6, 7, and 8.

Figures 7 and 8 show two methods of connecting the current output models (DAC700 or DAC702) with external precision output op amps. By sensing the output voltage at the load resistor (ie, by connecting $R_{\rm F}$ to the output of $A_{\rm I}$ at $R_{\rm L}$), the effect of $R_{\rm I}$ and $R_{\rm J}$ is greatly reduced. $R_{\rm I}$ will cause a gain error but is independent of the value of $R_{\rm L}$ and can be eliminated by initial calibration adjustments. The effect of $R_{\rm J}$ is negligible because it is inside the feedback loop of the output op amp and is therefore greatly reduced by the loop gain.




FIGURE 6. Output Circuit for Voltage Models.

BURR-BROWN CORP

If the output cannot be sensed at Common or the sytem ground point as mentioned above, the differential output circuit shown in Figure 8 is recommended. In this circuit the output voltage is sensed at the load common and not at the D/A converter common as in the previous circuits. The value of R_6 and R_7 must be adjusted for maximum common-mode rejection at R_L . Note that if R_3 is negligible, the circuit of Figure 8 can be reduced to the one shown in Figure 7. Again the effect of R_6 is negligible.

The D/A converter and the wiring to its connectors should be located to provide optimum isolation from sources of RFI and EMI. The key concept in elimination of RF radiation or




FIGURE 7. Preferred External Op Amp Configuration.

Or. Call Customer Service at 1-800-548-6132 (USA Only)

pickup is loop area; therefore, signal leads and their return conductors should be kept close together. This reduces the external magnetic field along with any radiation. Also, if a single lead and its return conductor are wired close together. they present a small flux-capture cross section for any external field. This reduces radiation pickup in the circuit.

APPLICATIONS

DRIVING AN EXTERNAL OF AMP WITH: CURRENT OUTPUT D/AS

DAC700 and DAC702 are current output devices and will drive the summing junction of an op amp to produce an output voltage as shown in Figure 9. Use of the internal feedback resistor is required to obtain specified gain accuracy and low gain drift.




FIGURE 8. Differential Sensing Output Op Amp Configura-




FIGURE 9. External Op Amp Using Internal Feedback Resistors.

DAC700 or DAC702 can be scaled for any desired voltage range with an external feedback resistor, but at the expense of increased drifts of up to ±50ppm/°C. The resistors in the DAC700 and DAC702 ratio track to ±1ppm/°C but their absolute TCR may be as high as ±50ppm/°C.

An alternative method of scaling the output voltage of the D/A converter and preserving the low gain drift is shown in Figure 10.

OUTPUTS LARGER THAN 20V RANGE

For output voltage ranges larger than ±10V, a high voltage op amp may be employed with an external feedback resistor. Use I_{OUT} values of ±1mA for bipolar voltage ranges and -2mA for unipolar voltage ranges (see Figure 11). Use protection diodes as shown when a high voltage op amp is used.




FIGURE 10. External Op Amp Using Internal and External Feedback Resistors to Maintain Low Gain Drift.




FIGURE 11. External Op Amp Using External Feedback Resistors.

BURR-BROWN CORP

