



## High Speed CMOS Bus Interface 8, 9 & 10-bit Registers

QS54/74FCT821T  
QS54/74FCT823T  
QS54/74FCT825T

QS54/74FCT2821T  
QS54/74FCT2823T  
QS54/74FCT2825T

### FEATURES/BENEFITS

- Pin and function compatible to the 74F821/3/5 74FCT821/3/5 and 74FCT821T/3T/5T
- CMOS power levels: <7.5 mW static
- Available in DIP, ZIP, SOIC, QSOP, LCC
- Undershoot clamp diodes on all inputs
- TTL-compatible input and output levels
- Ground bounce controlled outputs
- Reduced output swing of 0-3.5V
- Military product compliant to MIL-STD-883

### FCT 821T/3T/5T

- JEDEC-FCT spec compatible
- Fastest CMOS logic family available
- I<sub>ol</sub> = 48 mA Com., 32 mA Mil.


### FCT 2821T/3T/5T

- Built-in 25Ω series resistor outputs reduce reflection and other system noise
- I<sub>ol</sub> = 12 mA Com.

### DESCRIPTION

The QSFCT821T/823T/825T and QSFCT821T/823T/825T are 10, 9, and 8-bit high-speed CMOS TTL-compatible buffered registers with three-state outputs that are ideal for driving high capacitance loads such as memory and address buses. The 2821/3/5 devices are 25Ω resistor output versions useful for driving transmission lines and reducing system noise. The 2821 series parts can replace the 821 series to reduce noise in an existing design. All inputs have clamp diodes for undershoot noise suppression. All outputs have ground bounce suppression (see QSI Application Note AN-001), and outputs will not load an active bus when V<sub>cc</sub> is removed from the device.




### FUNCTIONAL BLOCK DIAGRAM



**PINOUTS**


**FCT821 PIN CONFIGURATIONS**

**FCT821 - 10-BIT REGISTER**



All packages are shown with the Top view

**FCT821 LOGIC SYMBOL**






**PIN DESCRIPTIONS**

Name	I/O	Function
Di	I	Data Inputs
Yi	O	Data Outputs - Three State
CP	I	Clock Pulse
OE	I	Output Enable

**FCT823 - 9-BIT REGISTER**


**PDIP, SOIC, QSOP**



4

All packages are shown with the Top view


**FCT823 LOGIC SYMBOL**



**PIN DESCRIPTIONS**


Name	I/O	Function
Di	I	Data Inputs
Yi	O	Data Outputs - Three State
OE	I	Output Enable
CP	I	Clock Pulse
EN	I	Clock Enable
CLR	I	Asynchronous Reset

**FCT825 - 8-BIT REGISTER**



All packages are shown with the Top View

**FCT825 LOGIC SYMBOL**



**PIN DESCRIPTIONS**

Name	I/O	Function
$D_i$	I	Data Inputs
$Y_i$	O	Data Outputs - Three State
$OE$	I	Output Enable
$CP$	I	Clock Pulse
$EN$	I	Clock Enable
$CLR$	I	Asynchronous Reset

**FUNCTION TABLES - QSFCT821/823/825**

Inputs					Int.	O/P	Function
OE	CLR	EN	DI	CP	QI	YI	
H	X	L	L	↑	L	Z	High Z
H	X	L	H	↑	H	Z	
H	L	X	X	X	L	Z	Clear
L	L	X	X	X	L	L	
H	H	H	X	X	NC	Z	Hold
L	H	H	X	X	NC	NC	
H	H	L	L	↑	L	Z	Load
H	H	L	H	↑	H	Z	
L	H	L	L	↑	L	L	
L	H	L	H	↑	H	H	

↑ = LOW-to-HIGH transition  
 NC = No Change from the previous state,  
 H = HIGH  
 L = LOW,  
 Z = High Impedance  
 Int. = Internal

For the 821, the Hi-Z and Load functions only apply as the EN and CLR are not present in these devices. For the 825, there are 3 output enables, and the composite output enable is asserted only when all the three are LOW. If any one of the three output enables are HIGH, the output is disabled.

**ABSOLUTE MAXIMUM RATINGS**

Supply Voltage to Ground..... -0.5V to +7.0V  
 DC Output Voltage  $V_O$  ..... -0.5V to 7.0V  
 DC Input Voltage  $V_I$  ..... -0.5V to 7.0V  
 AC Input Voltage (for a pulse width  $\leq 20$  ns)..... -3.0V  
 DC Input Diode Current with  $V_I < 0$ ..... -20 mA  
 DC Output Diode Current with  $V_O < 0$ ..... -50 mA  
 DC Output Current Max. sink current/pin..... 120 mA  
 Maximum Power Dissipation..... 0.5 watts  
 $T_{STG}$ Storage Temperature..... -65° to +165°C

**CAPACITANCE**

$T_A = 25^\circ\text{C}$ ,  $f = 1\text{ MHz}$ ,  $V_{in} = 0\text{V}$ ,  $V_{out} = 0\text{V}$

Pins	SOIC	QSOP	PDIP,LCC	ZIP	Unit
1,3-11,13	4	4	5	7	pF
15-22	6	6	7	9	pF
2,14,23	8	8	9	10	pF

Note: Capacitance is characterized but not tested

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE**

Commercial  $T_A=0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ ,  $V_{CC}=5.0\text{V}\pm 5\%$

Military  $T_A=-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{CC}=5.0\text{V}\pm 10\%$

Symbol	Parameter	Test Conditions		Min	Typ (1)	Max	Unit
$V_{ih}$	Input High Voltage	Logic HIGH for All Inputs		2.0	-	-	Volts
$V_{il}$	Input LOW Voltage	Logic LOW for All Inputs		-	-	0.8	
$\Delta V_t$	Input Hysteresis	$V_{th} - V_{tl}$ for All Inputs		-	0.2	-	
$ I_{ih} $ $ I_{il} $	Input Current Input HIGH or LOW	$V_{CC} = \text{MAX}$	$0 \leq V_{in} < V_{CC}$	-	-	5	$\mu\text{A}$
$ I_{oz} $	Off State Output Current (Hi-Z)	$V_{CC} = \text{MAX}, 0 \leq V_{in} \leq V_{CC}$		-	-	5	
$I_{os}$	Short Circuit Current FCTXXX	$V_{CC} = \text{MAX}, V_o = \text{GND} (2,3)$		-60	-	-225	mA
$I_{or}$	Current Drive FCT2XXX	$V_{CC} = \text{Min}, V_o = 2.0\text{V} (3)$		50	-	-	mA
$V_{ic}$	Input Clamp Voltage	$V_{CC} = \text{MIN}, I_{in} = 18 \text{ mA} (3)$		-	-0.7	-1.2	Volts
$V_{oh}$	Output HIGH Voltage FCTXXX & FCT2XXX	$V_{CC} = \text{MIN}$	$I_{oh} = 15 \text{ mA (MIL)}$	2.4	-	-	Volts
			$I_{oh} = 24 \text{ mA (COM)}$	2.4	-	-	
$V_{ol}$	Output LOW Voltage FCTXXX	$V_{CC} = \text{MIN}$	$I_{ol} = 32 \text{ mA (MIL)}$	-	-	0.50	
			$I_{ol} = 48 \text{ mA (COM)}$	-	-	0.50	
	Output LOW Voltage FCT2XXX (25 $\Omega$ )	$V_{CC} = \text{MIN}$	$I_{ol} = 12 \text{ mA (MIL)}$	-	-	0.50	
			$I_{ol} = 12 \text{ mA (COM)}$	-	-	0.50	
$R_{out}$	Output Resistance FCT2XXX (25 $\Omega$ )	$V_{CC} = \text{MIN}$	$I_{ol} = 12 \text{ mA (MIL)}$	-	25	-	$\Omega$
			$I_{ol} = 12 \text{ mA (COM)}$	20	28	40	

**Notes:**

1. Typical values indicate  $V_{CC}=5.0\text{V}$  and  $T_A=25^{\circ}\text{C}$ .
2. Not more than one output should be shorted and the duration is  $\leq 1$  second.
3. These parameters are guaranteed by design but not tested.

4

**POWER SUPPLY CHARACTERISTICS**

Symbol	Parameter	Test Conditions (1)	Min	Max	Unit
I <sub>cc</sub>	Quiescent Power Supply Current	V <sub>cc</sub> = MAX, freq = 0 0V ≤ V <sub>in</sub> ≤ 0.2V or V <sub>cc</sub> - 0.2V ≤ V <sub>in</sub> ≤ V <sub>cc</sub>	-	1.5	mA
ΔI <sub>cc</sub>	Supply Current per Input @ TTL HIGH	V <sub>cc</sub> = MAX, V <sub>in</sub> = 3.4 V, freq = 0 (2)	-	2.0	
Q <sub>ccd</sub>	Supply Current per input per mHz	V <sub>cc</sub> = MAX, Outputs open and enabled One bit toggling @ 50% duty cycle Other inputs at GND or V <sub>cc</sub> (3,4)	-	0.25	mA/ MHz

1. For conditions shown as MIN or MAX use the appropriate values specified under DC specifications.
2. Per TTL driven input (V<sub>i</sub>=3.4V)
3. For flipflops Q<sub>ccd</sub> is measured by switching one of the data input pins so that the output changes every clock cycle. This is a measurement of device power consumption only and does not include power to drive load capacitance or tester capacitance. This parameter is guaranteed by design but not tested.
4. I<sub>c</sub> can be computed using the above parameters as explained in the Technical Overview section.



**QSFCT821/3/5T, 2821/3/5T**

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

Commercial  $T_A=0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ ,  $V_{CC}=5.0\text{V}\pm 5\%$  Military  $T_A=-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{CC}=5.0\text{V}\pm 10\%$   
 Clod = 50 pF, Rload = 500 $\Omega$  unless otherwise noted

Symbol	Description	Notes (1)	821 A		821 B		821 C		821 D		Unit
			823 A		823 B		823 C		823 D		
			825 A		825 B		825 C		825 D		
				Min	Max	Min	Max	Min	Max	Min	Max
t PHL t PLH	Clock to Y Delay OE=low, FCT821/3/5	Com		10.0		7.5		6.0		5.3	ns
		Mil		11.5		8.5		7.0			
		Com	2,3	20.0		15.0		12.5		12.5	
		Mil	2,3	20.0		16.0		13.5			
	Clock to Y Delay OE=low, FCT2821/3/5	Com		10.0		7.5					
		Mil		11.5		8.5					
		Com	2,3	20.0		15.0					
		Mil	2,3	20.0		16.0					
t S	Data to Cp Setup Time	Com		4.0		3.0		3.0		3.0	
		Mil		4.0		3.0		3.0			
t H	Data to Cp Hold Time	Com		2.0		1.5		1.5		1.5	
		Mil		2.0		1.5		1.5			
t ENS	$\overline{\text{EN}}$ to Cp Setup Time	Com		4.0		3.0		3.0		3.0	
		Mil		4.0		3.0		3.0			
t ENH	$\overline{\text{EN}}$ to Cp Hold Time	Com		2.0		0.0		0.0		0.0	
		Mil		2.0		0.0		0.0			

**Notes:**

- 1) See Test Circuit and Waveforms. Minimums guaranteed but not tested.
- 2) This parameter is guaranteed by design but not tested.
- 3) Clod = 300 pF
- 4) Clod = 5 pF

**4**

## QSFACT821/3/5T, 2821/3/5T

Commercial  $T_A=0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ ,  $V_{CC}=5.0\text{V}\pm 5\%$  Military  $T_A=-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{CC}=5.0\text{V}\pm 10\%$   
 Load = 50 pF, Rload = 500 $\Omega$  unless otherwise noted

Symbol	Description	Notes (1)	821A 823A 825A 2821A 2823A 2825A		821B 823B 825B 2821B 2823B 2825B		821C 823C 825C		821D 823D 825D		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
t CLR	CLR to Y Delay 823/5	Com		11.0		9.0		8.0		7.0	ns
		Mil		12.0		9.5		8.5			
	CLR to Y Delay 2823/5	Com		11.0		9					
		Mil		12.0		9.5					
t REC	CLR to Cp Setup Time	Com		6.0		6.0		6.0		6.0	
		Mil		7.0		6.0		6.0			
t PWH t PWL	Clock Pulse Width High or Low	Com	2	7.0		6.0		6.0		6.0	
		Mil	2	7.0		6.0		6.0			
tPHZ tPZL	Output Enable Time OE to Yi, FCT821-5	Com		12.0		8.0		7.0		6.5	
		Mil		13.0		9.0		8.0			
		Com	2,3	23		15		12.5		12.5	
		Mil	2,3	25		16		13.5			
	Output Enable Time OE to Yi, FCT2821-5	Com			12		8.0				
		Mil			13		9.0				
		Com	2,3	23							
		Mil	2,3	25							
tPHZ tPLZ	Output Disable Time OE to Yi	Com	2,4		7		6.5		6.2	6.2	
		Mil	2,4		8		7		6.2		
		Com	2		9		7.5		6.5	6.5	
		Mil	2		10		8		6.5		

**Notes:**

- 1) See Test Circuit and Waveforms. Minimums guaranteed but not tested.
- 2) This parameter is guaranteed by design but not tested.
- 3) Load = 300 pF
- 4) Load = 5 pF