

512Kx8 Plastic Monolithic SRAM CMOS

FEATURES

- 512Kx8 bit CMOS Static
- Random Access Memory
 - · Access Times of 17, 20, 25ns
 - · Data Retention Function (LPA version)
 - · Extended Temperature Testing
 - Data Retention Functionality Testing
- 36 lead JEDEC Approved Revolutionary Pinout
 - · Plastic SOJ (Package 319)
- Single +5V (±10%) Supply Operation
- RoHS compliant

WEDC's ruggedized plastic 512Kx8 SRAM that allows the user to capitalize on the cost advantage of using a plastic component while not sacrificing all of the reliability available in a full military device.

Extended temperature testing is performed with the test patterns developed for use on WEDC's fully compliant 512Kx8 SRAMs. WEDC fully characterizes devices to determine the proper test patterns for testing at temperature extremes. This is critical because the operating characteristics of device change when it is operated beyond the commercial guarantee a device that operates reliably in the field at temperature extremes. Users of WEDC's ruggedized plastic benefit from WEDC's extensive experience in characterizing SRAMs for use in military systems.

WEDC ensures Low Power devices will retain data in Data Retention mode by characterizing the devices to determine the appropriate test conditions. This is crucial for systems operating at -40°C or below and using dense memories such as 512Kx8s.

WEDC's ruggedized plastic SOJ is footprint compatible with WEDC's full military ceramic 36 pin SOJ.


FIGURE 1 – PIN CONFIGURATION

	TOP VIEW	ı
A0 A1 A2 A3 A4 CS# I/O0 I/O1 Vcc Vss I/O2 I/O3 WE# A5 A6 A7 A8 A9	1 2 3 4	36 NC 35 A18 34 A17 33 A16 32 A15 31 OE# 30 I/O7 29 I/O6 28 Vss 27 Vcc 26 I/O5 25 I/O4 24 A14 23 A13 22 A12 21 A11 20 A10 19 NC

PIN Description

I/O ₀₋₇	Data Inputs/Outputs		
A0-18	Address Inputs		
WE#	Write Enables		
CS#	Chip Selects		
OE#	Output Enable		
Vcc	Power (+5V ±10%)		
Vss	Ground		
NC	Not Connected		

BLOCK DIAGRAM





ABSOLUTE MAXIMUM RATINGS

Parameter		Unit
Voltage on any pin relative to Vss	-0.5 to 7.0	V
Operating Temperature TA (Ambient)		
Commercial	0 to +70	°C
Industrial	-40 to +85	°C
Military	-55 to +125	°C
Storage Temperature, Plastic	-65 to +150	°C
Power Dissipation	1.5	W
Output Current	20	mA
Junction Temperature, TJ	175	°C

NOTE:

Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAPACITANCE

TA = +25°C

Parameter	Symbol	Condition	Max	Unit
Address Lines	CI	VIN = Vcc or Vss, f = 1.0MHz	8	pF
Data Lines	CO	VIN = Vcc or Vss, f = 1.0MHz	8	pF

These parameters are sampled, not 100% tested.

TRUTH TABLE

OE#	CS#	WE#	Mode	Output	Power
Х	Н	Х	Standby	High Z	Icc2, Icc3
Н	L	Н	Output Deselect	High Z	lcc1
L	L	Н	Read	Data Out	lcc1
Х	L	L	Write	Data In	lcc1

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Supply Voltage	Vss	0	0	0	V
Input High Voltage	VIH	2.0	_	Vcc + 0.5	V
Input Low Voltage	VIL	-0.5	_	+0.8	V


DC CHARACTERISTICS

 V_{CC} = 5V, V_{SS} = 0V, -55°C \leq $T_A \leq$ +125°C

Parameter	Symbol	Conditions	Min	Max	Units
Input Leakage Current	ILI	V _{CC} = 5.5, V _{IN} = V _{SS} to V _{CC}		10	μΑ
Output Leakage Current	ILO	CS# = V _{IL} , OE# = V _{IH} , V _{OUT} = V _{SS} to V _{CC}		10	μΑ
Operating Supply Current	Icc	CS# = V _{IL} , OE# = V _{IH} , f = 5MHz, V _{CC} = 5.5		180	mA
Standby Current	Isb	CS# = V _{IH} , OE# = V _{IH} , f = 5MHz, V _{CC} = 5.5		15	mA
Output High Volltage	Vон	IOH = -4.0mA, Vcc = 4.5	2.4		V
Output Low Voltage	Vol	IoL = 8.0mA, Vcc = 4.5		0.4	V

NOTE: DC test conditions: $V_{IL} = 0.3V$, $V_{IH} = V_{CC} - 0.3V$

AC TEST CONDITIONS



Input Pulse Levels	Vss to 3.0V
Input Rise and Fall Times	5ns
Input and Output Timing Levels	1.5V
Output Load	Figure 1

NOTE: For tenaz, tonaz and twiaz, CL = 5pF (Figure 2)



AC CHARACTERISTICS - READ CYCLE

 $V_{CC} = 5.0V$, $V_{SS} = 0V$, $0^{\circ}C \le T_A \le +70^{\circ}C$

Parameter	Syn JEDEC	nbol Alt.	Min 17	ns Max	20 Min	ns Max	25 Min	ns Max	Units
Read Cycle Time	tavav	trc	17		20		25		ns
Address Access Time	tavqv	taa		17		20		25	ns
Chip Enable Access Time	telqv	tacs		17		20		25	ns
Chip Enable to Output in Low Z (1)	t _{ELQX}	tcLz	3		3		3		ns
Chip Disable to Output in High Z (1)	tehqz	tснz	0	7	0	8	0	10	ns
Output Hold from Address Change	tavqx	tон	0		0		0		ns
Output Enable to Output Valid	tglqv	toE		8		10		12	ns
Output Enable to Output in Low Z (1)	tglax	toLZ	0		0		0		ns
Output Disable to Output in High Z(1)	tgнqz	tонz	0	7	0	8	0	10	ns

^{1.} This parameter is guaranteed by design but not tested.

AC CHARACTERISTICS - WRITE CYCLE

 $V_{CC} = 5.0V$, $V_{SS} = 0V$, $0^{\circ}C \le T_A \le +70^{\circ}C$

	Syn	Symbol 17ns		20)ns	25	ins		
Parameter	JEDEC	Alt.	Min	Max	Min	Max	Min	Max	Units
Write Cycle Time	tavav	twc	17		20		25		ns
Chip Enable to End of Write	telwн teleн	tcw tcw	14 14		15 15		17 17		ns ns
Address Setup Time	tavwl tavel	tas tas	0		0		0		ns ns
Address Valid to End of Write	tavwh taveh	taw taw	14 14		15 15		17 17		ns ns
Write Pulse Width	twlwh twleh	twp twp	14 14		15 15		17 17		ns ns
Write Recovery Time	twhax tehax	twr twr	0		0		0		ns ns
Data Hold Time	twhox tehox	toн toн	0		0		0		ns ns
Write to Output in High Z (1)	twLqz	twnz	0	8	0	8	0	10	ns
Data to Write Time	tovwн toveн	tow tow	8 8		10 10		12 12		ns ns
Output Active from End of Write (1)	twnqx	twLz	0		0		0		ns

^{1.} This parameter is guaranteed by design but not tested.



FIGURE 2 - TIMING WAVEFORM — READ CYCLE




FIGURE 3 - WRITE CYCLE — WE# CONTROLLED





FIGURE 4 - WRITE CYCLE - CS# CONTROLLED



Microsemi Corporation reserves the right to change products or specifications without notice.



DATA RETENTION CHARACTERISTICS (EDI88512LPA ONLY)

-55°C $\leq T_A \leq +125$ °C

Characteristic Low Power Version only	Sym	Conditions	Min	Тур	Max	Units
Data Retention Voltage Data Retention Quiescent Current	V _{DD} Iccdr	V _{DD} = 2.0V CS# ≥ V _{DD} -0.2V	2 –	-	- 15	V mA
Chip Disable to Data Retention Time Operation Recovery Time	T _{CDR} T _R	$V_{IN} \ge V_{DD}$ -0.2V or $V_{IN} \le 0.2V$	0 Tavav	-	-	ns ns

FIGURE 5 - DATA RETENTION — CS# CONTROLLED








FIGURE 6 - NORMALIZED OPERATING GRAPHS





PACKAGE 319: 36 LEAD, PLASTIC SMALL OUTLINE J-LEAD (SOJ)






ORDERING INFORMATION

	MICROSEMI CORPORATION: ————————————————————————————————————	
	ORGANIZATION, 512Kx8:	
	TECHNOLOGY: CA = CMOS Standard Power LPA = Low Power	
	ACCESS TIME (ns):	
	PACKAGE TYPE: M = 36 lead Plastic SOJ RJ = Relvoutionary	
	DEVICE GRADE: B = Military Grade* M = Military Screened -55°C to +125°C I = Industrial -40°C to +85°C C = Commercial 0°C to +70°C	
	RoHS COMPLIANT:	
*This product is product	cessed the same as the 5962-XXXXXMXX product but all test and mechanical requirements are per the Micr	osemi data sheet.

ORDERING INFORMATION





Document Title

512K x 8 Plastic Monolithic SRAM CMOS

Revision History

Rev#	History	Release Date	Status
Rev 7	Added RoHS compliance	November 2008	Final
Rev 8	Changes (Pg. 2, 8)	February 2009	Final
	8.1 Add solder dipped to package options		
	8.2 Change CI to 8pF		
	8.3 Change $V_{IH}to$ 2.0V and $V_{IL}to$ -0.5V		
Rev 9	Changes (Pg. 9)	March 2009	Final
	9.1 Change document title: 512K x 8 Plastic Monolithic SRAM CMOS		
Rev 10	Changes (Pg. 1-9)	February 2011	Final
	10.1 Change document layout from White Electronic Designs to Microsemi		
Rev 11	Changes (Pg. 8)	May 2014	Final
	11.1 Changed EDI88512CA-XMXG Device Grade "B" description from "MIL-STD-883 Compliant" to "Military Grade*."		