Product Preview

256K x 16 Bit 3.3 V Asynchronous Fast Static RAM

The MCM6943 is a 4,194,304 bit static random access memory organized as 262,144 words of 16 bits. Static design eliminates the need for external clocks or timing strobes.

The MCM6943 is equipped with chip enable (\overline{E}) , write enable (\overline{W}) , and output enable (G) pins, allowing for greater system flexibility and eliminating bus contention problems. Separate byte enable controls (LB and UB) allow individual bytes to be written and read. LB controls the lower bits DQ0 to DQ7, while UB controls the upper bits DQ8 to DQ15.


The MCM6943 is available in a 400 mil, 44-lead small-outline SOJ package and a 44-lead TSOP Type II package.

- Single 3.3 V ± 0.3 V Power Supply
- Fast Access Time: 8/10/12/15 ns
- Equal Address and Chip Enable Access Time
- · All Inputs and Outputs are TTL Compatible
- Data Byte Control
- **Fully Static Operation**
- Power Operation: 265/250/240/230 mA Maximum, Active AC
- Standard Industrial Temperature Option: 40 to + 85°C
- Part Numbers (Standard Industrial Power): SCM6943YJ8A


SCM6943YJ10A SCM6943YJ12A

SCM6943YJ15A

BLOCK DIAGRAM



MCM6943



PIN	I ASSIGN	IME	ENT
Αd	1•	44	b ₄
ΑC	2	43	D A
ΑC	3	42) A
ΑC	4	41) G
Αd	5	40	D VB
ĒC	6	39	þ tiB
DQ0 [7	38	DQ15
DQ1 [8	37	DQ14
DQ2 [9	36	DQ13
DQ3 [10	35	DQ12
v _{DD} C	11	34	o v _{ss}
v _{ss} c	12	33	D V _{DD}
DQ4 E	13	32	DQ11
DQ5 C	14	31	DQ10
DQ6 [15	30	DØ9
DQ7 [DQ8
₩ [28	р ис
ΑŒ		27	P •
ΑC	19	26) A
ΑC	20	25	þ A
Αď	21	24	þ ∧
A C	22	23	þ 4

PIN NAMES								
A0 – A17 Address Input								
E Chip Enable								
W Write Enable								
G Output Enable								
UB Upper Byte								
LB Lower Byte								
DQ0 - DQ15 Data input/Output								
V _{DD} + 3.3 V Power Supply								
VSS Ground								
NC No Connection								

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.





TRUTH TABLE (X = Don't Care)

Ē	Ğ	W	LB	UB	Mode	V _{DD} Current	DQ0 - DQ7	DQ8 - DQ15
н	X	Х	Х	Х	Not Selected	SB1, SB2	High-Z	High-Z
L	Н	Н	Х	Х	Output Disabled	IDDA	High-Z	High-Z
L	X	Х	Н	Н	Output Disabled	^I DDA	High-Z	High-Z
L	L	Н	L	Н	Low Byte Read	IDDA	D _{out}	High-Z
L	L	Н	Н	L	High Byte Read	IDDA	High-Z	D _{out}
L	L	Н	L	L	Word Read	IDDA	D _{out}	D _{out}
L	Х	L	L	Н	Low Byte Write	IDDA	D _{in}	HighZ
L	Х	L	Н	L	High Byte Write	IDDA	HighZ	D _{in}
L	Х	L	L	L	Word Write	IDDA	D _{in}	D _{in}

ABSOLUTE MAXIMUM RATINGS (See Notes)

	,						
Rating		Symbol	Value	Unit			
Supply Voltage	Itage		- 0.5 to + 4.6	٧			
Voltage on Any Pin		V _{in}	n - 0.5 to V _{DD} + 0.5				
Output Current per Pin		lout	± 20	mA			
Package Power Dissipation	n	PD	TBD	W			
Temperature Under Bias	Commercial Industrial	T _{bias}	- 10 to + 85 - 45 to + 90	°C			
Operating Temperature	Commercial Industrial	TA	0 to + 70 - 45 to + 85	°C			
Storage Temperature		T _{stg}	- 55 to + 150	°C			

NOTES:

- Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.
- 2. All voltages are referenced to VSS.
- Power dissipation capability will be dependent upon package characteristics and use environment.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high impedance circuits.

This BiCMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$ $(T_A = -40 \text{ to } + 85^{\circ}\text{C} \text{ for Industrial Temperature Offering})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Power Supply Voltage	V _{DD}	3.0	3.3	3.6	٧
Input High Voltage	V _{IH}	2.2	_	V _{DD} + 0.3**	٧
Input Low Voltage	V _{IL}	- 0.5*	_	0.8	٧

^{*} V_{IL} (min) = -0.5 V dc; V_{IL} (min) = -2.0 V ac (pulse width ≤ 20 ns) for $1 \leq 20.0$ mA.

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit	
Input Leakage Current (All Inputs, V _{in} = 0 to V _{DD})		likg(l)	_	± 1.0	μА
Output Leakage Current (E = V _{IH} , V _{out} = 0 to V _{DD})		l _{lkg(O)}	_	± 1.0	μА
Output Low Voltage	$(I_{OL} = + 4.0 \text{ mA})$ $(I_{OL} = + 100 \text{ \muA})$	V _{OL}		0.4 V _{SS} + 0.2	٧
Output High Voltage	(I _{OH} = - 4.0 mA) (I _{OH} = - 100 μA)	Voн	2.4 V _{DD} – 0.2	_	٧

POWER SUPPLY CURRENTS

Parameter	Symbol	0 to 70°C	- 40 to + 85°C	Unit	
AC Active Supply Current (Iout = 0 mA, V _{CC} = max)	MCM6943- 8: t _{AVAV} = 8 ns MCM6943-10: t _{AVAV} = 10 ns MCM6943-12: t _{AVAV} = 12 ns MCM6943-15: t _{AVAV} = 15 ns	lcc	265 250 240 230	275 260 250 240	mA
AC Standby Current ($V_{CC} = max$, $\overline{E} = V_{IH}$, No other restrictions on other inputs)	MCM6943- 8: t _{AVAV} = 8 ns MCM6943-10: t _{AVAV} = 10 ns MCM6943-12: t _{AVAV} = 12 ns MCM6943-15: t _{AVAV} = 15 ns	ISB1	55 50 50 45	60 55 55 50	mA
CMOS Standby Current ($\overline{E} \ge V_{CC} - 0.2 \text{ V, } V_{in} \le (V_{CC} = \text{max, } f = 0 \text{ MHz})$	V _{SS} + 0.2 V or ≥ V _{CC} – 0.2 V)	ISB2	5	5	mA

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, dV = 3.0 V, T}_{\textbf{A}} = 25^{\circ}\text{C}, \text{ Periodically Sampled Rather Than 100\% Tested)}$

Parameter	Symbol	Тур	Max	Unit
Address Input Capacitance	C _{in}		6	pF
Control Input Capacitance	C _{in}		6	pF
Input/Output Capacitance	CI/O	_	8	pF

MOTOROLA FAST SRAM MCM6943

^{**} V_{IH} (max) = V_{DD} + 0.3 V dc; V_{IH} (max) = V_{DD} + 2.0 V ac (pulse width \leq 20 ns) for I \leq 20.0 mA.

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 3.3 V \pm 0.3 V, T_A = 0 to + 70° C, Unless Otherwise Noted) (T_A = -40 to + 85° C for Industrial Temperature Offering)

Logic Input Timing Measurement Reference Level 1.50 V	Output Timing Reference Level
Logic Input Pulse Levels 0 to 3.0 V	Output Load See Figure 1a
Input Rise/Fall Time 2 ns	

READ CYCLE TIMING (See Notes 1 and 2)

		мсме	MCM6943-8 MCM6943-10 N		MCM6	943-12	MCM6943-15			Τ	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	tAVAV	8	_	10	_	12	_	15	_	ns	3
Address Access Time	†AVQV		8	_	10	_	12	_	15	ns	
Enable Access Time	†ELQV	-	8		10	_	12	_	15	ns	4
Output Enable Access Time	tGLQV	-	4	_	5	_	6	_	7	ns	
Output Hold from Address Change	tAXQX	3	_	3	_	3	-	3	_	ns	
Enable Low to Output Active	t _{ELQX}	3	_	3		3		3	_	ns	5, 6, 7
Output Enable Low to Output Active	^t GLQX	0	_	0	-	0		0	_	ns	5, 6, 7
Enable High to Output High–Z	tEHQZ	0	4	0	5	0	6	0	7	ns	5, 6, 7
Output Enable High to Output High-Z	tGHQZ	0	4	0	5	0	6	0	7	ns	5, 6, 7
Byte Enable Access Time	†BLQV	_	4		5	_	6	_	7	ns	
Byte Enable Low to Output Active	†BLQX	0		0	_	0	_	0	_	ns	5, 6, 7
Byte High to Output High–Z	^t BHQZ	0	4	0	5	0	6	0	7	ns	5, 6, 7

NOTES:

- 1. W is high for read cycle.
- Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All read cycle timings are referenced from the last valid address to the first transitioning address.
- 4. Addresses valid prior to or coincident with \overline{E} going low.
- At any given voltage and temperature, t_{EHQZ} max < t_{ELQX} min, and t_{GHQZ} max < t_{GLQX} min, both for a given device and from device to device.
- 6. Transition is measured \pm 200 mV from steady–state voltage with load of Figure 1b.
- 7. This parameter is sampled and not 100% tested.
- 8. Device is continuously selected ($\overline{E} \le V_{|L}$, $\overline{G} \le V_{|L}$).





Figure 1. AC Test Loads


TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time. On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

READ CYCLE 1 (See Note 8)



READ CYCLE 2 (See Note 4)




WRITE CYCLE 1 (W Controlled; See Notes 1, 2, and 3)

		МСМ	MCM6943-8		943–10	мсм6	943–12	MCM6943-15			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tAVAV	8		10	_	12	_	15	_	ns	4
Address Setup Time	^t AVWL	0	_	0	_	0		0	_	ns	
Address Valid to End of Write	^t AVWH	8	-	9	-	10	_	12		ns	
Address Valid to End of Write, G High	†AVWH	7	_	8	_	9	_	10		ns	
Write Pulse Width	tWLWH tWLEH	8	_	9	_	10	_	12		ns	
Write Pulse Width, G High	tWLWH	7		8		9		10	_	ns	
Data Valid to End of Write	tDVWH	4		5	_	6		7	_	ns	
Data Hold Time	tWHDX	0	_	0	_	0		0	_	ns	
Write Low to Data High-Z	twLQZ	0	4	0	5	0	6	0	7	ns	5, 6, 7
Write High to Output Active	twHQX	3	_	3		3		3	_	ns	5, 6, 7
Write Recovery Time	twhax	0	_	0		0	_	0	_	ns	

NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. If \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high–impedance state.
- 4. All write cycle timings are referenced from the last valid address to the first transitioning address.
- 5. Transition is measured \pm 200 mV from steady-state voltage with load of Figure 1b.
- 6. This parameter is sampled and not 100% tested.
- 7. At any given voltage and temperature, tWLQZ max < tWHQX min both for a given device and from device to device.

WRITE CYCLE 1
(W Controlled; See Notes 1, 2, and 3)



WRITE CYCLE 2 (E Controlled; See Notes 1, 2, and 3)


		мсме	MCM6943-8		MCM6943-10		MCM6943-12		MCM6943-15		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	8	_	10		12	_	15	_	ns	4
Address Setup Time	†AVEL	0	_	0	_	0	_	0		ns	
Address Valid to End of Write	^t AVEH	7		8		9	_	10	_	ns	
Enable to End of Write	^t ELEH, ^t ELWH	7		8	_	9		10	_	ns	5, 6
Data Valid to End of Write	^t DVEH	4	_	5		6		7		ns	
Data Hold Time	tEHDX	0		0		0	_	0	_	ns	
Write Recovery Time	tEHAX	0	_	0	_	0	_	0	_	ns	

NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. If \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high-impedance state.
- 4. All write cycle timing is referenced from the last valid address to the first transitioning address.
- 5. If \overline{E} goes low coincident with or after \overline{W} goes low, the output will remain in a high impedance condition.
- 6. If E goes high coincident with or before W goes high, the output will remain in a high impedance condition.

WRITE CYCLE 2

(E Controlled; See Notes 1, 2, and 3)



WRITE CYCLE 3 (E Controlled; See Notes 1, 2, and 3)


		MCM	6943 - 8	MCM6	943-10	мсм6	943-12	мсм6	943–15		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tAVAV	8		10		12	_	15	_	ns	4
Address Setup Time	^t AVBL	0		0	_	0	-	0	_	ns	
Address Valid to End of Write	tAVBH	8	_	9	_	10	_	12	—	ns	
Address Valid to End of Write, G High	†AVBH	7		8	_	9	_	10	_	ns	
Byte Pulse Width	^t BLWH ^t BLEH	8	_	9	_	10	-	12		ns	
Byte Pulse Width, G High	tBLWH tBLEH	7	_	8	_	9	_	10	_	ns	
Data Valid to End of Write	†DVBH	4	Γ-	5	_	6	_	7	_	ns	
Data Hold Time	^t BHDX	0		0		0		0		ns	

NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. If \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high-impedance state.
- 4. All write cycle timings are referenced from the last valid address to the first transitioning address.

WRITE CYCLE 3

(E Controlled; See Notes 1, 2, and 3)




ORDERING INFORMATION (Order by Full Part Number)


Motorola Memory Prefix	6943	XX	XX	X Shipping	Method (R = Tape and Reel, Blank = Rails	:)
Part Number				., •	= 8 ns, 10 = 10 ns, 12 = 12 ns, 15 = 15 ns	•
				Package	(YJ = 400 mil SOJ, TS = TSOP Type II)	
Full Commercial Part Nun	nbers — M	CM694	13YJ8	MCM6943YJ8R	MCM6943TS8	
	М	CM694	13YJ10	MCM6943YJ10R	MCM6943TS10	
	М	CM694	13YJ12	MCM6943YJ12R	MCM6943TS12	
	М	CM694	13YJ15	MCM6943YJ15R	MCM6943TS15	
Full Industrial Part Num	nbers — S0	CM6943	3YJ8A	SCM6943YJ8AR	SCM6943TS8A*	
	so	CM6943	3YJ10A	SCM6943YJ10AR	SCM6943TS10A*	
	SC	CM6943	3YJ12A	SCM6943YJ12AR	SCM6943TS12A*	
	SC	CM6943	3YJ15A	SCM6943YJ15AR	SCM6943TS15A*	

^{*} Not available in Tape and Reel.

PACKAGE DIMENSIONS

YJ PACKAGE 44-LEAD 400 MIL SOJ CASE 919-01








- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION D DOES NOT INCLUDE MOLD FLASH, TIE BAR BURRS AND GATE BURRS. MOLD FLASH, TIE BAR BURRS AND GATE BURRS SHALL NOT EXCEED 0.006 PER END. DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010 PER SIDE.
 - INTERLEAD FLASH SHALL NOT EXCEED 0.010 PER SIDE.
 THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM. DIMENSIONS D AND E1 AND, HENCE, DATUMS A AND B, ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY. DIMENSION BY DOES NOT INCLUDE DAMBAR PROTRUSION OF INTRUSION. THE DAMBAR PROTRUSION OF SHALL NOT CAUSE THE SHOULDER WIDTH TO EXCEED BY MAX BY MORE THAN 0.005. THE DAMBAR INTRUSION(S) SHALL NOT REDUCE THE SHOULDER WIDTH TO LESS THAN 0.001 BELOW BY MINN.

	INCHES						
DIM	MIN	MAX					
>	0.128	0.148					
A1	0.025	_					
Z	0.082						
2	0.035	0.045					
o	0.015	0.020					
Б	0.026	0.032					
C	1.120	1,130					
т	0.435	0.445					
E1	0.395	0.405					
E2	0.370 BSC						
•	0.050 BSC						
R1	0.030	0.040					


TS PACKAGE 44-LEAD TSOP TYPE II CASE 924A-01







DETAIL A ROTATED 90 ° CLOCKWISE



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
 Y14.5M. 1982.
- 2. CONTROLLING DIMENSION: INCH.
- DIMENSION D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION, ALLOWABLE MOLD PROTRUSION IS 0.006 (0.15) PER SIDE.
 DIMENSION 6 DOES NOT INCLUDE DAMBAR
- DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSIONS. DAMBAR PROTRUSIONS SHALL NOT ALLOW THE & DIMENSION TO EXCEED 0.023 (0.58).

DIM MIN MAX MIN MA A — 0.050 — 1.27 A1 0.002 0.006 0.051 0.15 A2 0.038 0.042 0.965 1.06 b 0.012 0.018 0.305 0.45	0			
A1 0.002 0.006 0.051 0.15 A2 0.038 0.042 0.965 1.06 b 0.012 0.018 0.305 0.45	_			
A2 0.038 0.042 0.965 1.06 b 0.012 0.018 0.305 0.45	2			
b 0.012 0.018 0.305 0.45				
	37			
	7			
b1 0.012 0.016 0.305 0.40)6			
c 0.005 0.008 0.127 0.20	3			
c1 0.004 0.006 0.101 0.15	2			
D1 0.721 0.729 18.313 18.51	7			
 0.0315 BSC 0.800 BSC 	0.800 BSC			
E 0.456 0.470 11.582 11.93	18			
E1 0.396 0.404 10.058 10.26	32			
L 0.016 0.023 0.406 0.58	34			
R1 0.004 REF 0.100 REF	0.100 REF			
R2 0.004 REF 0.100 REF				
0° 5° 0° 5°	٥,			

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Mfax is a trademark of Motorola, Inc.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado, 80217. 303-675-2140 or 1-800-441-2447

Mfax™: RMFAX0@email.sps.mot.com — TOUCHTONE 602–244–6609 INTERNET: http://Design—NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 81-3-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



MCM6943/D