

# MOS INTEGRATED CIRCUIT

## $\mu$ PD42S16160L, 4216160L, 42S18160L, 4218160L

### 3.3 V OPERATION 16M-BIT DYNAMIC RAM

#### 1M-WORD BY 16-BIT, FAST PAGE MODE, BYTE READ/WRITE MODE

#### DESCRIPTION

The  $\mu$ PD42S16160L, 4216160L, 42S18160L, 4218160L are 1 048 576 words by 16 bits dynamic CMOS RAMs.

These differ in refresh cycle and the  $\mu$ PD42S16160L, 42S18160L can execute  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh (see the table below).

These are packed in 50-pin plastic TSOP(II) and 42-pin plastic SOJ.

#### FEATURES

- 1 048 576 words by 16 bits organization
- Single +3.3 V  $\pm$  0.3 V power supply
- Fast page mode
- Byte read/write mode
- The  $\mu$ PD42S16160L, 42S18160L can execute  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh.

C

Part number	Refresh cycle	Refresh	Power consumption at standby (MAX.)
$\mu$ PD42S16160L	4 096 cycles/128 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, hidden refresh	0.54 mW (CMOS level input)
$\mu$ PD42S18160L	1 024 cycles/128 ms		
$\mu$ PD4216160L	4 096 cycles/64 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, hidden refresh	1.8 mW (CMOS level input)
$\mu$ PD4218160L	1 024 cycles/16 ms		

★  
★

- Fast access and cycle time

Part number	Power consumption Active (MAX.)	Access time (MAX.)	R/W cycle time (MIN.)	Fast page mode cycle time (MIN.)
$\mu$ PD42S16160L-A60, 4216160L-A60	324 mW	60 ns	110 ns	40 ns
$\mu$ PD42S18160L-A60, 4218160L-A60	540 mW			
$\mu$ PD42S16160L-A70, 4216160L-A70	288 mW	70 ns	130 ns	45 ns
$\mu$ PD42S18160L-A70, 4218160L-A70	504 mW			
$\mu$ PD42S16160L-A80, 4216160L-A80	252 mW	80 ns	150 ns	50 ns
$\mu$ PD42S18160L-A80, 4218160L-A80	468 mW			

The information in this document is subject to change without notice.

The mark ★ shows revised points.

**ORDERING INFORMATION**

Part number	Access time (MAX.)	Package	Refresh
μPD42S16160LG5-A60	60 ns	50-pin plastic TSOP (II) (400 mil) Normal pinout	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh
μPD42S18160LG5-A60			
μPD42S16160LG5-A70	70 ns		
μPD42S18160LG5-A70			
μPD42S16160LG5-A80	80 ns		
μPD42S18160LG5-A80			
μPD42S16160LG5M-A60	60 ns	50-pin plastic TSOP (II) (400 mil) Reverse pinout	
μPD42S18160LG5M-A60			
μPD42S16160LG5M-A70	70 ns		
μPD42S18160LG5M-A70			
μPD42S16160LG5M-A80	80 ns		
μPD42S18160LG5M-A80			
μPD42S16160LLE-A60	60 ns	42-pin plastic SOJ (400 mil)	
μPD42S18160LLE-A60			
μPD42S16160LLE-A70	70 ns		
μPD42S18160LLE-A70			
μPD42S16160LLE-A80	80 ns		
μPD42S18160LLE-A80			
μPD4216160LG5-A60	60 ns	50-pin plastic TSOP (II) (400 mil) Normal pinout	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh
μPD4218160LG5-A60			
μPD4216160LG5-A70	70 ns		
μPD4218160LG5-A70			
μPD4216160LG5-A80	80 ns		
μPD4218160LG5-A80			
μPD4216160LG5M-A60	60 ns	50-pin plastic TSOP (II) (400 mil) Reverse pinout	
μPD4218160LG5M-A60			
μPD4216160LG5M-A70	70 ns		
μPD4218160LG5M-A70			
μPD4216160LG5M-A80	80 ns		
μPD4218160LG5M-A80			
μPD4216160LLE-A60	60 ns	42-pin plastic SOJ (400 mil)	
μPD4218160LLE-A60			
μPD4216160LLE-A70	70 ns		
μPD4218160LLE-A70			
μPD4216160LLE-A80	80 ns		
μPD4218160LLE-A80			


**QUALITY GRADE**

STANDARD


Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

PIN CONFIGURATIONS (Marking side)

50-pin Plastic TSOP (II)



Reverse bent



Notes 1. A11 . . . μPD42S16160L, 4216160L


NC . . . μPD42S18160L, 4218160L

2. A10 . . . μPD42S16160L, 4216160L

NC . . . μPD42S18160L, 4218160L

- A0 to A11 : Address Inputs
- I/O1 to I/O16 : Data Inputs/Outputs
- $\overline{\text{RAS}}$  : Row Address Strobe
- $\overline{\text{UCAS}}$  : Column Address Strobe (upper)
- $\overline{\text{LCAS}}$  : Column Address Strobe (lower)
- $\overline{\text{WE}}$  : Write Enable
- $\overline{\text{OE}}$  : Output Enable
- Vcc : Supply Voltage
- GND : Ground
- NC : No Connection


42-pin Plastic SOJ



**Notes 1.** A11 . . . μPD42S16160L, 4216160L                      NC . . . μPD42S18160L, 4218160L  
**2.** A10 . . . μPD42S16160L, 4216160L                      NC . . . μPD42S18160L, 4218160L

- A0 to A11            : Address Inputs
- I/O1 to I/O16       : Data Inputs/Outputs
- $\overline{\text{RAS}}$              : Row Address Strobe
- $\overline{\text{UCAS}}$             : Column Address Strobe (upper)
- $\overline{\text{LCAS}}$             : Column Address Strobe (lower)
- $\overline{\text{WE}}$                : Write Enable
- $\overline{\text{OE}}$                : Output Enable
- Vcc                 : Supply Voltage
- GND                : Ground
- NC                  : No Connection

**BLOCK DIAGRAM**



**Notes 1.**

Part number	Row address	Column address
$\mu$ PD42S16160L, 4216160L	A0 to A11	A0 to A7
$\mu$ PD42S18160L, 4218160L	A0 to A9	A0 to A9

2.  $\mu$ PD42S16160L, 4216160L ... 4 096 × 256 × 16     $\mu$ PD42S18160L, 4218160L ... 1 024 × 1 024 × 16

**INPUT/OUTPUT PIN FUNCTIONS**

The μPD42S16160L, 4216160L, 42S18160L, 4218160L have input pins  $\overline{RAS}$ ,  $\overline{CAS}$  <sup>Note1</sup>,  $\overline{WE}$ ,  $\overline{OE}$ , A0 to A11/A9 <sup>Note2</sup> and input/output pins I/O1 to I/O16.

Pin name	Input/Output	Function
$\overline{RAS}$ (Row address strobe)	Input	$\overline{RAS}$ activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • $\overline{CAS}$ before $\overline{RAS}$ refresh.
$\overline{CAS}$ (Column address strobe)		$\overline{CAS}$ activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A11/A9 <sup>Note2</sup> (Address input)		Address bus. Input total 20-bit of address signal, upper 12/10 <sup>Note3</sup> -bit and lower 8/10 <sup>Note4</sup> -bit in sequence (address multiplex method). Therefore, one word is selected from 1 048 576-word by 16-bit memory cell array. In actual operation, latch row address by specifying row address and activating $\overline{RAS}$ . Then, switch the address bus to column address and activate $\overline{CAS}$ . Each address is taken into the device when $\overline{RAS}$ and $\overline{CAS}$ are activated. Therefore, the address input setup time ( $t_{ASR}$ , $t_{ASC}$ ) and hold time ( $t_{RAH}$ , $t_{CAH}$ ) are specified for the activation of $\overline{RAS}$ and $\overline{CAS}$ .
$\overline{WE}$ (Write enable)		Write control signal. Write operation is executed by activating $\overline{RAS}$ , $\overline{CAS}$ and $\overline{WE}$ .
$\overline{OE}$ (Output enable)		Read control signal. Read operation can be executed by activating $\overline{RAS}$ , $\overline{CAS}$ and $\overline{OE}$ . If $\overline{WE}$ is activated during read operation, $\overline{OE}$ is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O16 (Data input/output)	Input/Output	16-bit data bus. I/O1 to I/O16 are used to input/output data.

**Notes 1.**  $\overline{CAS}$  means  $\overline{UCAS}$  and  $\overline{LCAS}$ .

2. A11 ... μPD42S16160L, 4216160L    A9 ... μPD42S18160L, 4218160L

3. 12 ... μPD42S16160L, 4216160L    10 ... μPD42S18160L, 4218160L

4. 8 ... μPD42S16160L, 4216160L    10 ... μPD42S18160L, 4218160L

**ELECTRICAL SPECIFICATIONS** Notes 1, 2, 3

**ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Condition	Rating	Unit
Voltage on Any Pin Relative to GND	$V_T$		-0.5 to +4.6	V
Supply Voltage	$V_{CC}$		-0.5 to +4.6	V
Output Current	$I_O$		20	mA
Power Dissipation	$P_D$		1	W
Operating Temperature	$T_{opt}$		0 to +70	°C
Storage Temperature	$T_{stg}$		-55 to +125	°C

**Remark** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply Voltage	$V_{CC}$		3.0	3.3	3.6	V
High Level Input Voltage	$V_{IH}$		2.0		$V_{CC}+0.3$	V
Low Level Input Voltage	$V_{IL}$		-0.3		+0.8	V
Ambient Temperature	$T_a$		0		70	°C

**CAPACITANCE** ( $T_a = +25\text{ °C}$  ,  $f = 1\text{ MHz}$ )

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Input Capacitance	$C_{I1}$	A0 to A11			5	pF
	$C_{I2}$	$\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ , $\overline{\text{OE}}$			7	pF
Data Input/Output Capacitance	$C_{I/O}$	I/O1 to I/O16			7	pF

DC CHARACTERISTICS (Recommended Operating Conditions unless otherwise noted)

[μPD42S16160L, 4216160L]

Parameter		Symbol	Test Condition	MIN.	MAX.	Unit	Notes
Operating current		I <sub>CC1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}(\text{MIN})}$ , $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	90	mA	4, 5, 8
				$t_{\text{RAC}} = 70 \text{ ns}$	80		
				$t_{\text{RAC}} = 80 \text{ ns}$	70		
★ Standby current	μPD42S16160L	I <sub>CC2</sub>	$V_{\text{IH}(\text{MIN})} \leq \overline{\text{RAS}}, \overline{\text{CAS}}$ $V_{\text{CC}-0.2 \text{ V}} \leq \overline{\text{RAS}}, \overline{\text{CAS}}$ $I_o = 0 \text{ mA}$	$I_o = 0 \text{ mA}$	0.5	mA	
				$I_o = 0 \text{ mA}$	0.15		
	μPD4216160L			$I_o = 0 \text{ mA}$	2		
				$I_o = 0 \text{ mA}$	0.5		
RAS only refresh current		I <sub>CC3</sub>	$\overline{\text{RAS}}$ Cycling, $V_{\text{IH}(\text{MIN})} \leq \overline{\text{CAS}}$ $t_{\text{RC}} = t_{\text{RC}(\text{MIN})}$ , $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	90	mA	4,5,6,8
				$t_{\text{RAC}} = 70 \text{ ns}$	80		
				$t_{\text{RAC}} = 80 \text{ ns}$	70		
Operating current (Fast page mode)		I <sub>CC4</sub>	$\overline{\text{RAS}} \leq V_{\text{IL}(\text{MAX})}$ $\overline{\text{CAS}}$ Cycling, $t_{\text{PC}} = t_{\text{PC}(\text{MIN})}$ , $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	90	mA	4, 5, 7
				$t_{\text{RAC}} = 70 \text{ ns}$	80		
				$t_{\text{RAC}} = 80 \text{ ns}$	70		
CAS before RAS refresh current		I <sub>CC5</sub>	$\overline{\text{RAS}}$ Cycling, $t_{\text{RC}} = t_{\text{RC}(\text{MIN})}$ , $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	90	mA	4, 5
				$t_{\text{RAC}} = 70 \text{ ns}$	80		
				$t_{\text{RAC}} = 80 \text{ ns}$	70		
★ CAS before RAS long refresh current (4 096 cycles/128 ms, only for μPD42S16160L)		I <sub>CC6</sub>	Standby : $V_{\text{CC}-0.2 \text{ V}} \leq \overline{\text{RAS}}$ CAS before RAS refresh : 4 096 cycles/128 ms $\overline{\text{RAS}}, \overline{\text{CAS}} : 0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ $V_{\text{CC}-0.2 \text{ V}} \leq V_{\text{IH}} \leq V_{\text{IH}(\text{MAX})}$ $\overline{\text{WE}}, \overline{\text{OE}} : V_{\text{IH}}$ Address input : Don't care Output : Open	$t_{\text{RAS}} \leq 1 \mu\text{s}$	220	μA	4, 5
★ Self refresh current (CAS before RAS self refresh, only for μPD42S16160L)		I <sub>CC7</sub>	$I_o = 0 \text{ mA}$ $\overline{\text{RAS}}, \overline{\text{CAS}} : 0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ $V_{\text{CC}-0.2 \text{ V}} \leq V_{\text{IH}} \leq V_{\text{IH}(\text{MAX})}$		150	μA	
Input leakage current		I <sub>I(L)</sub>	$V_I = 0 \text{ to } 3.6 \text{ V}$ all other pins not under test = 0 V	-5	+5	μA	
Output leakage current		I <sub>O(L)</sub>	Outputs are disabled (Hi-Z) $V_o = 0 \text{ to } 3.6 \text{ V}$	-5	+5	μA	
High level output voltage		V <sub>OH</sub>	$I_o = -2.0 \text{ mA}$	2.4		V	
Low level output voltage		V <sub>OL</sub>	$I_o = 2.0 \text{ mA}$		0.4	V	



[μPD42S18160L, 4218160L]

Parameter		Symbol	Test Condition	MIN.	MAX.	Unit	Notes							
Operating current		I <sub>CC1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}(\text{MIN.})}$ , $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	150	mA	4, 5, 8							
				$t_{\text{RAC}} = 70 \text{ ns}$	140									
				$t_{\text{RAC}} = 80 \text{ ns}$	130									
Standby current	μPD42S18160L	I <sub>CC2</sub>	$V_{\text{IH}(\text{MIN.})} \leq \overline{\text{RAS}}, \overline{\text{CAS}}$ $V_{\text{CC}} - 0.2 \text{ V} \leq \overline{\text{RAS}}, \overline{\text{CAS}}$ $V_{\text{IH}(\text{MIN.})} \leq \overline{\text{RAS}}, \overline{\text{CAS}}$ $V_{\text{CC}} - 0.2 \text{ V} \leq \overline{\text{RAS}}, \overline{\text{CAS}}$	$I_o = 0 \text{ mA}$	0.5	mA	★							
				$I_o = 0 \text{ mA}$	0.15									
	μPD4218160L			$I_o = 0 \text{ mA}$	2									
				$I_o = 0 \text{ mA}$	0.5									
RAS only refresh current		I <sub>CC3</sub>	$\overline{\text{RAS}}$ Cycling, $V_{\text{IH}(\text{MIN.})} \leq \overline{\text{CAS}}$ $t_{\text{RC}} = t_{\text{RC}(\text{MIN.})}$ , $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$ $t_{\text{RAC}} = 70 \text{ ns}$ $t_{\text{RAC}} = 80 \text{ ns}$	150 140 130	mA	4,5,6,8							
Operating current (Fast page mode)		I <sub>CC4</sub>	$\overline{\text{RAS}} \leq V_{\text{IL}(\text{MAX.})}$ $\overline{\text{CAS}}$ Cycling, $t_{\text{PC}} = t_{\text{PC}(\text{MIN.})}$ , $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	90			mA	4, 5, 7					
				$t_{\text{RAC}} = 70 \text{ ns}$	80									
				$t_{\text{RAC}} = 80 \text{ ns}$	70									
CAS before RAS refresh current		I <sub>CC5</sub>	$\overline{\text{RAS}}$ Cycling, $t_{\text{RC}} = t_{\text{RC}(\text{MIN.})}$ , $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$ $t_{\text{RAC}} = 70 \text{ ns}$ $t_{\text{RAC}} = 80 \text{ ns}$	150 140 130	mA	4, 5							
CAS before RAS long refresh current (1 024 cycles/128 ms, only for μPD42S18160L)		I <sub>CC6</sub>	Standby : $V_{\text{CC}} - 0.2 \text{ V} \leq \overline{\text{RAS}}$ CAS before RAS refresh : 1 024 cycles/128 ms $\overline{\text{RAS}}, \overline{\text{CAS}} : 0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH}(\text{MAX.})}$ $\overline{\text{WE}}, \overline{\text{OE}} : V_{\text{IH}}$ Address input : Don't care Output : Open	$t_{\text{RAS}} \leq 1 \mu\text{s}$	180			μA	4, 5					
										Self refresh current (CAS before RAS self refresh, only for μPD42S18160L)		I <sub>CC7</sub>	$I_o = 0 \text{ mA}$ $\overline{\text{RAS}}, \overline{\text{CAS}} : 0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH}(\text{MAX.})}$	150
						Input leakage current								
Output leakage current		I <sub>O(L)</sub>	Outputs are disabled (Hi-Z) $V_o = 0 \text{ to } 3.6 \text{ V}$	-5	+5	μA								
High level output voltage		V <sub>OH</sub>	$I_o = -2.0 \text{ mA}$	2.4		V								
Low level output voltage		V <sub>OL</sub>	$I_o = 2.0 \text{ mA}$		0.4	V								

AC CHARACTERISTICS

(Recommended Operating Conditions unless otherwise noted) Notes 9, 10

(1/2)

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		t <sub>RAC</sub> = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read or Write Cycle Time	t <sub>RC</sub>	110		130		150		ns	
Read Modify Write Cycle Time	t <sub>RWC</sub>	160		180		200		ns	
Fast Page Mode Cycle Time (Read or Write)	t <sub>PC</sub>	40		45		50		ns	
Read Modify Write Cycle Time (Fast Page Mode)	t <sub>PRWC</sub>	85		90		105		ns	
Access Time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		60		70		80	ns	11, 12
Access Time from $\overline{\text{CAS}}$ (Falling Edge)	t <sub>CAC</sub>		15		20		20	ns	11, 12
Access Time from Column Address	t <sub>AA</sub>		30		35		40	ns	11, 12
Access Time from $\overline{\text{CAS}}$ Precharge	t <sub>ACP</sub>		35		40		45	ns	12
Access Time from $\overline{\text{OE}}$	t <sub>OEA</sub>		15		20		20	ns	12
$\overline{\text{RAS}}$ to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	17	40	ns	11
$\overline{\text{CAS}}$ to Data Setup Time	t <sub>CLZ</sub>	0		0		0		ns	12
$\overline{\text{OE}}$ to Data Setup Time	t <sub>OLZ</sub>	0		0		0		ns	12
Output Buffer Turn-off Delay Time ( $\overline{\text{CAS}}$ )	t <sub>OFF</sub>	0	13	0	15	0	15	ns	13
$\overline{\text{OE}}$ to Data Delay Time	t <sub>OED</sub>	13		15		15		ns	
Output Buffer Turn-off Delay Time ( $\overline{\text{OE}}$ )	t <sub>OEZ</sub>	0	13	0	15	0	15	ns	13
$\overline{\text{OE}}$ Command Hold Time	t <sub>OEH</sub>	0		0		0		ns	
$\overline{\text{OE}}$ to $\overline{\text{RAS}}$ inactive Setup Time	t <sub>OES</sub>	0		0		0		ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	
$\overline{\text{RAS}}$ Precharge Time	t <sub>RP</sub>	40		50		60		ns	
$\overline{\text{RAS}}$ Pulse Width (Random Read, Write Cycle)	t <sub>RAS</sub>	60	10 000	70	10 000	80	10 000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	t <sub>RASP</sub>	60	125 000	70	125 000	80	125 000	ns	
$\overline{\text{RAS}}$ Hold Time	t <sub>RSH</sub>	15		18		20		ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>CAS</sub>	15	10 000	20	10 000	20	10 000	ns	
$\overline{\text{CAS}}$ Hold Time	t <sub>CSH</sub>	60		70		80		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t <sub>RCD</sub>	20	45	20	50	25	60	ns	11
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t <sub>CRP</sub>	5		5		5		ns	14
$\overline{\text{CAS}}$ Precharge Time	t <sub>CPN</sub>	10		10		10		ns	
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	t <sub>CP</sub>	10		10		10		ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	t <sub>RPC</sub>	5		5		5		ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t <sub>RHCP</sub>	35		40		45		ns	
Row Address Setup Time	t <sub>ASR</sub>	0		0		0		ns	
Row Address Hold Time	t <sub>RAH</sub>	10		10		12		ns	


Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		t <sub>RAC</sub> = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Column Address Setup Time	t <sub>ASC</sub>	0		0		0		ns	
Column Address Hold Time	t <sub>CAH</sub>	15		15		15		ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>RAL</sub>	30		35		40		ns	
Read Command Setup Time	t <sub>RCS</sub>	0		0		0		ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0		0		0		ns	15
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0		0		0		ns	15
Write Command Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>WCH</sub>	10		10		15		ns	16
Write Command Pulse Width	t <sub>WP</sub>	10		10		15		ns	16
Data-in Setup Time	t <sub>DS</sub>	0		0		0		ns	17
Data-in Hold Time	t <sub>DH</sub>	10		15		15		ns	17
$\overline{\text{WE}}$ Command Setup Time	t <sub>WCS</sub>	0		0		0		ns	18
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t <sub>CWD</sub>	38		40		45		ns	18
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t <sub>RWD</sub>	83		95		105		ns	18
$\overline{\text{CAS}}$ Precharge Delay Time Referenced to $\overline{\text{WE}}$ (Fast Page Mode)	t <sub>CPWD</sub>	60		65		70		ns	18
Column Address Delay Time Referenced to $\overline{\text{WE}}$	t <sub>AWD</sub>	53		60		65		ns	18
Write Command Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>RWL</sub>	20		20		20		ns	
Write Command Lead Time Referenced to $\overline{\text{CAS}}$	t <sub>CWL</sub>	15		15		15		ns	
$\overline{\text{CAS}}$ Setup Time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh	t <sub>CSR</sub>	5		5		5		ns	
$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh	t <sub>CHR</sub>	10		10		10		ns	
$\overline{\text{RAS}}$ Pulse Width ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh Cycle)	t <sub>RASS</sub>	100		100		100		μs	19
$\overline{\text{RAS}}$ Precharge Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh Cycle)	t <sub>RPS</sub>	110		130		150		ns	19
$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh Cycle)	t <sub>CHS</sub>	-50		-50		-50		ns	19
$\overline{\text{WE}}$ Hold Time	t <sub>WHR</sub>	15		15		15		ns	
Masked Byte Write Hold Time Referenced to $\overline{\text{RAS}}$	t <sub>MWH</sub>	0		0		0		ns	
Refresh Time	μPD42S16160L, 42S18160L		128		128		128	ms	19
	μPD4216160L		64		64		64		
	μPD4218160L		16		16		16		




Notes

1.  $\overline{\text{CAS}}$  means  $\overline{\text{UCAS}}$  and  $\overline{\text{LCAS}}$ .
2. All voltages are referenced to GND.
3. After power up, wait more than 100 μs ( $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  inactive) and then, execute eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  or  $\overline{\text{RAS}}$  only refresh cycles as dummy cycles to initialize internal circuit.
4.  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$ ,  $I_{CC5}$  and  $I_{CC6}$  depend on cycle rates ( $t_{RC}$  and  $t_{PC}$ ).
5. Specified values are obtained with outputs unloaded.
6.  $I_{CC3}$  is measured assuming that all column address inputs are held at either high or low.
7.  $I_{CC4}$  is measured assuming that all column address inputs are switched only once during each fast page cycle.
8.  $I_{CC1}$  and  $I_{CC3}$  are measured assuming that address can be changed once or less during  $\overline{\text{RAS}} \leq V_{IL(\text{MAX.})}$  and  $\overline{\text{CAS}} \geq V_{IH(\text{MIN.})}$ .
9. AC measurements assume  $t_T = 5 \text{ ns}$ .
10. AC Characteristics test condition

(1) Input timing specification



(2) Output timing specification




11. For read cycles, access time is defined as follows :

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$t_{RAD} \leq t_{RAD(\text{MAX.})}$ , $t_{RCD} \leq t_{RCD(\text{MAX.})}$	$t_{RAC(\text{MAX.})}$	$t_{RAC(\text{MAX.})}$
$t_{RAD} > t_{RAD(\text{MAX.})}$ , $t_{RCD} \leq t_{RCD(\text{MAX.})}$	$t_{AA(\text{MAX.})}$	$t_{RAD} + t_{AA(\text{MAX.})}$
$t_{RCD} > t_{RCD(\text{MAX.})}$	$t_{CAC(\text{MAX.})}$	$t_{RCD} + t_{CAC(\text{MAX.})}$


$t_{RAD(\text{MAX.})}$  and  $t_{RCD(\text{MAX.})}$  are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time ( $t_{RAC}$ ,  $t_{AA}$  or  $t_{CAC}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{RAD} \leq t_{RAD(\text{MAX.})}$  and  $t_{RCD} \leq t_{RCD(\text{MAX.})}$  will not cause any operation problems.

12. Loading conditions are 1TTL and 100 pF.
13.  $t_{OFF(\text{MAX.})}$  and  $t_{OEZ(\text{MAX.})}$  define the time at which the output achieves the condition of Hi-Z and are not referenced to  $V_{OH}$  or  $V_{OL}$ .
14.  $t_{CRP(\text{MIN.})}$  requirement should be applied for  $\overline{\text{RAS/CAS}}$  cycles preceded by any cycles.
15. Either  $t_{RCH(\text{MIN.})}$  or  $t_{RRH(\text{MIN.})}$  should be met in read cycles.
16.  $t_{WP(\text{MIN.})}$  is applied for late write cycles or read modify write cycles. In early write cycles,  $t_{WCH(\text{MIN.})}$  should be met.
17.  $t_{DS(\text{MIN.})}$  and  $t_{DH(\text{MIN.})}$  are referenced to the  $\overline{\text{CAS}}$  falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the  $\overline{\text{WE}}$  falling edge.
18. If  $t_{WCS} \geq t_{WCS(\text{MIN.})}$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If  $t_{RWD} \geq t_{RWD(\text{MIN.})}$ ,  $t_{CWD} \geq t_{CWD(\text{MIN.})}$ ,  $t_{AWD} \geq t_{AWD(\text{MIN.})}$  and  $t_{CPWD} \geq t_{CPWD(\text{MIN.})}$ , the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
19. This specification is applied only for the μPD42S16160L, 42S18160L.

READ CYCLE




UPPER BYTE READ CYCLE






EARLY WRITE CYCLE



Remark  $\overline{OE}$  = Don't care




UPPER BYTE EARLY WRITE CYCLE




Remark  $\overline{OE}$ , I/O1 to I/O8 = Don't care

LOWER BYTE EARLY WRITE CYCLE




Remark  $\overline{OE}$ , I/O9 to I/O16 = Don't care

LATE WRITE CYCLE




UPPER BYTE LATE WRITE CYCLE




**Remark** I/O1 to I/O8 = Don't care

LOWER BYTE LATE WRITE CYCLE




**Remark** I/O9 to I/O16 = Don't care

READ MODIFY WRITE CYCLE




★ UPPER BYTE READ MODIFY WRITE CYCLE





LOWER BYTE READ MODIFY WRITE CYCLE










FAST PAGE MODE LOWER BYTE READ CYCLE




**Remark** In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.






FAST PAGE MODE LATE WRITE CYCLE



**Remark** In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

FAST PAGE MODE UPPER BYTE LATE WRITE CYCLE



**Remark** I/O1 to I/O8 = Don't care  
 In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.












**CAS BEFORE RAS SELF REFRESH CYCLE (Only for the  $\mu$ PD42S16160L, 42S18160L)**




**Remark** Address,  $\overline{WE}$ ,  $\overline{OE}$  = Don't care I/O1 to I/O16 = Hi - Z

**How to use CAS before RAS self refresh mode**

CAS before RAS self refresh mode can't be used by itself. It must be used with performing one of 3 refreshes below.


- **When using distributed CAS before RAS refresh**  
Refresh 4 096 times ( $\mu$ PD42S16160L) or 1 024 times ( $\mu$ PD42S18160L) during 128 ms before set into the CAS before RAS self refresh mode and after reset. ★
- **When using burst CAS before RAS refresh**  
Refresh 4 096 times during 64 ms ( $\mu$ PD42S16160L) or 1 024 times during 16 ms ( $\mu$ PD42S18160L) before set into the CAS before RAS self refresh mode and after reset.
- **When using RAS only refresh**  
Refresh all refresh addresses during 64 ms ( $\mu$ PD42S16160L) or 16 ms ( $\mu$ PD42S18160L) before set into the CAS before RAS self refresh mode and after reset.

**CAS BEFORE RAS REFRESH CYCLE**



**Remark** Address,  $\overline{WE}$ ,  $\overline{OE}$  = Don't care I/O1 to I/O16 = Hi - Z


**RAS ONLY REFRESH CYCLE**



**Remark**  $\overline{WE}$ ,  $\overline{OE}$  = Don't care I/O1 to I/O16 = Hi - Z




HIDDEN REFRESH CYCLE (WRITE)




Remark  $\overline{OE}$  = Don't care

**HIDDEN REFRESH CYCLE (UPPER BYTE WRITE)**



**Remark**  $\overline{OE}$ , I/O1 to I/O8 = Don't care


**HIDDEN REFRESH CYCLE (LOWER BYTE WRITE)**



**Remark**  $\overline{OE}$ , I/O9 to I/O16 = Don't care

PACKAGE DRAWINGS

★ 50 PIN PLASTIC TSOP(II) (400 mil)



S50G5-80-7JF-1


**NOTE**

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	21.45 MAX.	0.845 MAX.
B	1.13 MAX.	0.045 MAX.
C	0.8 (T.P.)	0.031 (T.P.)
D	0.30±0.10	0.012 <sup>+0.004</sup> <sub>-0.005</sub>
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76±0.2	0.463±0.008
I	10.16±0.1	0.400±0.004
J	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
K	0.125 <sup>+0.10</sup> <sub>-0.05</sub>	0.005 <sup>+0.004</sup> <sub>-0.002</sub>
L	0.5±0.1	0.020 <sup>+0.004</sup> <sub>-0.005</sub>
M	0.13	0.005
N	0.10	0.004



50 PIN PLASTIC TSOP(II) (400 mil)




S50G5-80-7KF-1

**NOTE**

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	21.45 MAX.	0.845 MAX.
B	1.13 MAX.	0.045 MAX.
C	0.8 (T.P.)	0.031 (T.P.)
D	0.30±0.10	0.012 <sup>+0.004</sup> <sub>-0.005</sub>
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76±0.2	0.463±0.008
I	10.16±0.1	0.400±0.004
J	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
K	0.125 <sup>+0.10</sup> <sub>-0.05</sub>	0.005 <sup>+0.004</sup> <sub>-0.002</sub>
L	0.5±0.1	0.020 <sup>+0.004</sup> <sub>-0.005</sub>
M	0.13	0.005
N	0.10	0.004

42 PIN PLASTIC SOJ (400 mil)



P42LE-400A

**NOTE**

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
B	27.56 <sup>+0.2</sup> <sub>-0.35</sub>	1.085 <sup>+0.008</sup> <sub>-0.014</sub>
C	10.16	0.400
D	11.18±0.2	0.440±0.008
E	1.08±0.15	0.043 <sup>+0.006</sup> <sub>-0.007</sub>
F	0.74	0.029
G	3.5±0.2	0.138±0.008
H	2.545±0.2	0.100±0.008
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40±0.10	0.016 <sup>+0.004</sup> <sub>-0.005</sub>
N	0.12	0.005
P	9.4±0.20	0.370±0.008
Q	0.10	0.004
T	R 0.85	R 0.033
U	0.20 <sup>+0.10</sup> <sub>-0.05</sub>	0.008 <sup>+0.004</sup> <sub>-0.002</sub>

**RECOMMENDED SOLDERING CONDITIONS**

Please consult with our sales offices for soldering conditions of the  $\mu$ PD42S16160L, 4216160L, 42S18160L, 4218160L.

**TYPE OF SURFACE MOUNT DEVICE**

$\mu$ PD42S16160LG5, 4216160LG5, 42S18160LG5, 4218160LG5 : 50-pin Plastic TSOP (II) (400 mil)

$\mu$ PD42S16160LLE, 4216160LLE, 42S18160LLE, 4218160LLE : 42-pin Plastic SOJ (400 mil)

[MEMO]

## NOTES FOR CMOS DEVICES

### ① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

**Note:** Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

### ② HANDLING OF UNUSED INPUT PINS FOR CMOS

**Note:** No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to  $V_{DD}$  or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

### ③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

**Note:** Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

The devices listed in this document are not suitable for use in aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intend to use NEC devices for above applications or they intend to use "Standard" quality grade NEC devices for applications not intended by NEC, please contact our sales people in advance.

Application examples recommended by NEC Corporation.

Standard: Computer, Office equipment, Communication equipment, Test and Measurement equipment, Machine tools, Industrial robots, Audio and Visual equipment, Other consumer products, etc.

Special: Automotive and Transportation equipment, Traffic control systems, Antidisaster systems, Anticrime systems, etc.