T-51-09-08 MP7524A

CMOS

Buffered Multiplying 8-Bit Digital-to-Analog Converter

FEATURES

- . IOUT Pin Voltages are User Definable
- Improved Isolation of Analog from Digital Ground

- Full Four-Quadrant Multiplication
- · On-chip Bus Interface Logic
- +5 V to +15 V V_{DD} Operation
- Low Power Consumption
- Monotonicity Guaranteed (Full Temperature Range)
- PDIP & SOIC Packages Available
- Use in Unipolar Supplies

APPLICATIONS

- Microprocessor Controlled Gain Circuits
- Microprocessor Controlled Attenuator Circuits
- Microprocessor Controlled Function Generation

- **Precision AGC Circuits**
- **Bus Structured Instruments**
- **Disk Drives**

GENERAL DESCRIPTION


The MP7524A is a low cost, 8-bit CMOS D/A Converter designed for direct interface to most microprocessors.

The MP7524A is pin-to-pin compatible to the MP7524. In addition, the lOUT1.2 pins may be taken to a non-ground voltage. This allows its use in single supply circuits. The IOUT2 current is 1 LSB higher than that of the MP7524.

Basically an 8-bit DAC with input latches, the MP7524A's load cycle is similar to the "write" cycle of a random access memory. Using an advanced thin-film on CMOS fabrication process, the MP7524A provides accuracy to 1/8 LSB with power dissipation of only 10mW.

Featuring operation from +5 V to +15 V, the MP7524A interfaces directly to most microprocessor buses or output ports. Excellent multiplying characteristics (2- or 4-quadrant) make the MP7524A an ideal choice for many microprocessor controlled gain setting and signal control applications.

Specified for operation over the commercial / industrial (-40 to +85°C) temperature range, the MP7524A is available in Plastic dual-in-line (PDIP) and Small Outline (SOIC) packages.



4-77


Logical "1" at Digital Input Steers Current to IOUT1




ORDERING INFORMATION

Package Type	Temperature Range	Part No.	INL (LSB)	DNL (LSB)	Gain Error (% FSR)
Plastic Dip	-40 to +85°C	MP7524AAN	±1/2	±1	±0.6
Plastic Dip	-40 to +85°C	MP7524ABN	±1/4	±1	±0.6
Plastic Dip	-40 to +85°C	MP7524ACN	±1/8	±1	±0.6
SOIC	-40 to +85°C	MP7524AAR	±1/2	±1	±0.6
SOIC	-40 to +85°C	MP7524ABR	±1/4	±1	±0.6
SOIC	-40 to +85°C	MP7524ACR	±1/8	土1	±0.6

PIN CONFIGURATIONS



16 Pin PDIP (0.300") N16



16 Pin SOIC (Jedec, 0.150") SN16

PIN OUT DEFINITIONS

PIN N	D. NAME	DESCRIPTION
1	l _{OUT1}	Current Output 1
2	I _{OUT2}	Current Output 2
3	GND	Ground
4	DB7	Data Bit 7 (MSB)
5	DB6	Data Bit 6
6	DB5	Data Bit 5
7	DB4	Data Bit 4
8	DB3	Data Bit 3

	PIN NO.	NAME	DESCRIPTION
	9	DB2	Data Bit 2
	10	DB1	Data Bit 1
	11	DB0	Data Bit 0 (LSB)
	12	टड	Chip Select
	13	WR	Write
	14	V_{DD}	Power Supply
	15	V _{REF}	Reference Input
-	16	R _{FB}	Feedback Resistance

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = +5 V, V_{REF} = +10 V \text{ unless otherwise noted})$

			25°C		Tmin t	o Tmax		
Parameter	Symbol	Min	Тур	Max	Min	Max	Units	Test Conditions/Comments
STATIC PERFORMANCE (1)								FSR = Full Scale Range
Resolution (All Grades)	N	8			8		Bits	
Integral Non-Linearity (Relative Accuracy)	INL						LSB	End Point Linearity
A			=	<u>+</u> 1/2		<u>+</u> 1/2		
B C				<u>+</u> 1/2 +1/2		±1/2 +1/2		
	DAII		=	-"-		±172	1.00	All avades menetoris aver full
Differential Non-Linearity A	DNL			<u>+</u> 1		±1	LSB	All grades monotonic over full temperature range.
В	•			±1		<u>+</u> 1		
С				±1		±1		
Gain Error	GE		:	±1.0		<u>+</u> 1.4	% FSR	Using Internal R _{FB} Digital Inputs = V _{INH}
Power Supply Rejection Ratio	PSRR		<u>+</u>	<u>-</u> 800		±1600	ppm/%	$ \Delta Gain/\Delta V_{DD} \Delta V_{DD} = \pm 10\%$ Digital Inputs = V_{INH}
Output Leakage Current (Pin 1)	I _{OUT1}		<u>+</u> 5	0nA		<u>+</u> 400nA	nΑ	Digital Inputs = V _{INL}
DYNAMIC PERFORMANCE								RL = 100Ω , $C_L = 10pF$
Current Settling Time (2) AC Feedthrough at I _{OUT1} (2)	t _S F _T			100 <u>+</u> 1/2		150 ±1	ns LSB	Full Scale Change to 1/2 LSB V _{REF} =100kHz, 20 Vp-p, sinewave
at I _{OUT2}			3	±1/2		<u>±</u> 1	LSB	DB0-DB7 = 0 V, CS = WR = 0 V
REFERENCE INPUT								
Input Resistance	R _{IN}	5		20	5	20	kΩ	
DIGITAL INPUTS (3)								
Logical "1" Voltage	V _{IH}	+2.4			+2.4		v	
Logical "0" Voltage	, V _{IL}			+0.8		+0.8	٧.	
Input Leakage Current Input Capacitance (2)	LKG C _{IN}			±1 20		±10 20	μA pF	V _{IN} = 0 V
ANALOG OUTPUTS (2)					-			
Output Capacitance								
•	C _{OUT1}			70		70	pF -c	DAC Inputs all 1's
	C _{OUT1}			30 20		30 20	pF pF	DAC inputs all 0's DAC inputs all 1's
	C _{OUT2}			60		60	pF	DAC Inputs all 0's
POWER SUPPLY (5)								
Supply Current	I _{DD}		1 1	2 2		2 2	mA mA	All digital inputs = 0 V or all = 5 V All digital inputs = V_{IL} or all = V_{IH}



ELECTRICAL CHARACTERISTICS (CONT'D)

Parameter	Symbol	Min	25°C Typ	Max	Tmin to Min	Tmax Max	Units	Test Conditions/Comments
SWITCHING CHARACTERISTICS (2, 4)								
Chip Select to Write Set-Up Time A, B, C Chip Select to Write Hold Time Data Valid to Write Set-Up Time Data Valid to Write Hold Time Write Pulse Width A, B, C	tch toh toh twn	170 0 135 10			220 0 170 10		ns ns ns ns	
VOLTAGE MODE OPERATION (2, 6) Integral Nonlinearity Error @ V _{REF}	INL	·		1			LSB	I _{OUT1} = 2.5 V I _{OUT2} = 0 V

NOTES:

- (1) Full Scale Range (FSR) is 10V for unipolar mode and $\pm 10V$ for bipolar.
- (2) Guaranteed but not production tested.
- (3) Digital input levels should not go below ground or exceed the positive supply voltage, otherwise damage may occur.
- (4) See timing diagram.
- (5) Specified values guarantee functionality. Refer to other parameters for accuracy.
- (6) Refer to Figure 7.

Specifications are subject to change without notice



ELECTRICAL CHARACTERISTICS (VDD = + 15 V, VREF = +10 V unless otherwise noted)

			25°C		Tmin t	o Tmax		
Parameter	Symbol	Min	Тур	Max	Min	Max	Units	Test Conditions/Comments
STATIC PERFORMANCE (1)								FSR = Full Scale Range
Resolution (All Grades)	N	8			8		Bits	
Integral Non-Linearity (Relative Accuracy)	INL			.1/0		. 1/0	LSB	.End Point Linearity
J, A, S К, В, Т L, C, U				±1/2 ±1/4 ±1/8		±1/2 ±1/4 ±1/8		
Differential Non-Linearity J, A, S K, B, T L, C, U	DNL			±1 ±1 ±1		±1 ±1 ±1	LSB	All grades monotonic over full temperature range.
Gain Error	GE			±0.5		±0.6	% FSR	Using Internal R _{FB} Digital Inputs = V _{INH}
Power Supply Rejection Ratio	PSRR			<u>+</u> 200		<u>+</u> 400	ppm/%	$ \Delta Gain/\Delta V_{DD} \Delta V_{DD} = \pm 10\%$ Digital Inputs = V_{INH}
Output Leakage Current (Pin 1)	l _{OUT1}		4	<u>-</u> 50⊓A		±400nA	nA	Digital Inputs = V _{INL}
DYNAMIC PERFORMANCE						·		RL=100Ω, CL=13pF
Current Settling Time (2) AC Feedthrough at I _{OUT1} (2) at I _{OUT2}	t _S FT			50 ±0.50 ±0.50		100 ±1.00 ±1.00	ns LSB LSB	Full Scale Change to 1/2 LSB V _{REF} = 10kHz, 20 Vp-p, sinewave DB0 - DB7 = 0 V, CS = WR = 0 V
REFERENCE INPUT								
Input Resistance	R _{IN}	5		20	5	20	kΩ	
DIGITAL INPUTS (3)								"
Logical "1" Voltage Logical "0" Voltage Input Leakage Current Input Capacitance (2)	V _{IH} V _{IL} I _{LKG} C _{IN}	+13.5		+1.5 ±1 20	+13.5	+1.5 ±10 20	V V μA pF	
ANALOG OUTPUTS (2)								
Output Capacitance	C _{OUT1} C _{OUT1} C _{OUT2} C _{OUT2}			70 30 20 60		70 30 20 60	pF pF pF pF	DAC Inputs all 1's DAC Inputs all 0's DAC Inputs all 1's DAC Inputs all 0's
POWER SUPPLY	1							
Supply Current	I _{DD}		1	2		2 2	mA mA	All digital inputs = 0 V or all = 15 V All digital inputs = V _{IL} or all = V _{IH}



ELECTRICAL CHARACTERISTICS (CONT'D)

Parameter	Symbol	Min	25°C Typ	Max	Tmin to Min	Tmax Max	Units	Test Conditions/Comments
SWITCHING CHARACTERISTICS (2, 4)								
Chip Select to Write Set-Up Time A, B, C Chip Select to Write Hold Time Data Valid to Write Set-Up Time A, B, C Data Valid to Write Hold Time Write Pulse Width A, B, C	tcs tch tps toh twr	100 0 60 10			130 0 80 10		ns ns ns ns	
VOLTAGE MODE OPERATION (2, 6) Integral Nonlinearity Error @ V _{REF}	INL			1			LSB	l _{OUT1} = 5 V l _{OUT2} = 0 V

NOTES:

- Full Scale Range (FSR) is 10V for unipolar mode and ±10V for bipolar. (1)
- (2)Guaranteed but not production tested.
- (3) Digital input levels should not go below ground or exceed the positive supply voltage, otherwise damage may occur.
- (4) See timing diagram.
- (5) Specified values guarantee functionality. Refer to other parameters for accuracy.
- Refer to Figure 7.

Specifications are subject to change without notice

ABSOLUTE MAXIMUM RATINGS (1, 2) (TA = +25°C unless otherwise noted)

V _{DD} to GND	Storage Temperature—65°C to +150°C
Digital Input Voltage to GND (2) . GND -0.5 to V _{DD} +0.5 V	Lead Temperature (Soldering, 10 seconds) +300°C
I _{OUT1} , I _{OUT2} to GND	Package Power Dissipation Rating to 75°C
V _{REF} to GND <u>±</u> 25 V	PDIP, SOIC 700mW
V _{RFB} to GND	Derates above 75°C 10mW/°C

NOTES:

(1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies.

APPLICATION NOTES Refer to Section 8 for Applications Information




Figure 1. Single Supply Operation with 2.5 V to 5 V Swing

The R-2R ladder termination resistor on the MP7524A is internally connected to IOUT2 instead of ground as in the MP7524. This configuration allows the use of the DAC in the single supply current steering mode, where IOUT2 is biased above ground level.

Figure 2. shows the generalized configuration.




Figure 2. Single Supply Operation in Current Switching Mode

The advantage of this single supply configuration over the voltage switching mode is the greater flexibility with which the output voltage swing can be defined. A low impedance reference bias voltage is needed. Unlike the voltage switching mode which has a minimum output voltage of 0V, the current steering mode allows for output swings that do not have to approach the rail voltages. The describing equation for this configuration is:

$$V_{OUT} = \frac{D}{256} (V_{BIAS} - V_{IN}) + V_{BIAS}$$

where D=decimal equivalent of the DAC digital input code V_{BIAS} is a voltage reference: 0 V \leq $V_{BIAS} \leq$ 2.5V for best linearity.

VIN is a bipolar input voltage

By choosing the proper VBIAS and VIN, the output voltage can be set in the range between VBIAS and 2VBIAS - VIN. For example, for $V_{DD} = 5 \text{ V & } V_{CC} = 15 \text{ V}$, select $V_{IN} = 0 \text{ V}$ and $V_{BIAS} = 2.5$ V. This will result in a swing of 2.5 V to 5 V.




Figure 3. Microcontroller Interface

INTERFACE LOGIC INFORMATION

Mode Selection

MP7524A mode selection is controlled by the CS and WR inputs.

Write Mode

When CS and WR are both LOW, the MP7524A is in the WRITE mode, and the MP7524A analog circuit responds to data activity at the DB0-DB7 data bus inputs. In this mode, the MP7524A acts like a non-latched input D/A converter.

Hold Mode

When either CS or WR is HIGH, the MP7524A is in the HOLD mode. The MP7524A analog output holds the value corresponding to the last digital input present at DB0-DB7 prior to WR or CS assuming the high state.

CS ·	WR	Mode	DAC Response
L	L	Write	DAC responds to data bus (DB0-DB7) inputs
Н	х	Hold	Data Bus (DB0-DB7) is locked out
X	Н	Hold	DAC holds last data present when WR assumed HIGH state

L = LOW state, H = HIGH state, X = Don't care state

Table 1. Mode Selection Table




Figure 4. Write Cycle Timing Diagram

MICROPROCESSOR INTERFACE

MP7524A/8080A Interface

Figure 3. shows the MP7524A used in the MCS-80 microcomputer system as a Memory Mapped Output Device. The basic CPU group consists of the 8080A CPU, 8224 clock generator and 8228 system controller/bus driver. The MP7524A WR input is connected to the 8228 system data bus outputs. The CS input is connected to the system address decoding logic. Note that pull-up resistors R3 and R4 are required to ensure that the CS and WR input HIGH states reach 3.0V min. Pull-ups are not required on the system data bus since the 8228 VOH is 3.6 V min for DB0-DB7.

System timing is shown in Figure 4. Data is loaded into the MP7524A when the WR and CS inputs are both LOW. The data is latched into the MP7524A when WR returns HIGH. MP7524A updating is accomplished by using any of the 8080A memory write instructions.

The MP7524A can also be addressed and loaded as an isolated Output Device by connecting the MP7524A WR input to the 8228 I/O W terminal (instead of MEMW).

Decoded MEMW Device Address System Data Bus +5 V DB7 R3 DB0 - -R4 V_{DD} R_{FB} R1 12 13 5 I_{OUT1} 6 V_{OUT} 7 MP7524A 8 **OP01** 9 10 GND 15 –15 V

Input Figure 5. MP7524A/8080A Interface

Analog

R2 (Gain Adj.)




Figure 6. Timing Diagram




Figure 7. Voltage Mode Operation