GENERAL DESCRIPTION

The LT2349E is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching, and low in-line power loss are needed in a very small outline surface mount package.


FEATURES


- RDS(ON) \leq 75m Ω @VGS= -10V
- RDS(ON) $\leq 95m\Omega@VGS= -4.5V$
- Rds(on) $\leq 140m\Omega$ @Vgs= -2.5V
- Super high density cell design for extremely low RDS(ON)

APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- DSC
- LCD Display inverter

PIN CONFIGURATION





Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)

Parameter		Symbol	Steady State		Unit
Drain-Source Voltage		VDSS	-20		V
Gate-Source Voltage		Vgss	±12		V
Continuous Drain	T a =25 ℃	Ip	-1.88		Δ.
Current(Tj=150°C)*	T ⊢70 ℃		-	— A	
Pulsed Drain Current		Ідм	-10		A
Continuous Source Current (Diode Conduction)		ls	-1.7		А
Maximum Power Dissipation*	T a =25 ℃	D-	0.63		10/
	TA =70 °C	- PD	0.4		— W
Operating Junction Temperature		TJ	-55 to 150		°C
Thermal Resistance-Junction to Ambient*		Dout	Тур	90	°C AU
		Reja	Мах	125	°C/W


*The device mounted on 1in² FR4 board with 2 oz copper


Electrical Characteristics (TA = 25°C Unless Otherwise Specified)


Symbol	Parameter	Limit	Min	Тур	Мах	Unit	
STATIC	•		1		1	•	
VGS(th)	Gate Threshold Voltage	VDS=VGS, ID=250 μ Α	-0.5		-1	V	
lgss	Gate Leakage Current	VDS=0V, VGS=±12V			±15	μΑ	
IDSS	Zero Gate Voltage Drain Current	VDS=-30V, VGS=0V			-1		
		VDS=-30V, VGS=0V		F	μΑ		
		T J=70 ℃			-5		
Rds(on)		Vgs=-10V, Id= -2.0A		65	75	m Ω	
	Drain-Source On-Resistance	Vgs=-4.5V, Id= -1.3A		75	95		
		Vgs=-2.5V, Id= -1.0A		100	140	1	
Vsd	Diode Forward Voltage	Is=-1.7A, Vgs=0V		0.8		V	
DYNAMIC	-					·	
Ciss	Input Capacitance			427		pF	
Coss	Output Capacitance	Vos=-15V, Vos=0V, f=1MHZ		60			
Crss	Reverse Transfer Capacitance			15		1	
Rg	Gate Resistance	f=1MHz		9		Ω	
Qg	Total Gate Charge			6.5			
Qgs	Gate-Source Charge			2.4		nC	
Qgd	Gate-Drain Charge	ID20A		1.5			
td(on)	Turn-On Delay Time			19		- ns	
tr	Turn-On Rise Time			8			
td(off)	Turn-Off Delay Time	— ID=-1.0A, VGEN=-10V — Rg=6Ω		43			
tr	Turn-Off Fall Time			4.4			


Notes: a. Pulse test; pulse width \leq 300us, duty cycle \leq 2%


Typical Characteristics (TJ =25℃ Noted)


















Typical Characteristics (TJ =25℃ Noted)









Single Pulse Maximum Power Dissipation









Square Wave Pulse Duration (sec)




SOT-23 Package Outline





DIM	MILLIMETERS (mm)			
	MIN	MAX		
Α	2.80	3.00		
В	1.20	1.70		
С	0.90	1.30		
D	0.35	0.50		
G	1.78	2.04		
н	0.010	0.15		
J	0.085	0.20		
к	0.30	0.65		
L	0.89	1.02		
S	2.10	3.00		
v	0.45	0.60		





Important Notice and Disclaimer

LSC reserves the right to make changes to this document and its products and specifications at any time without notice. Customers should obtain and confirm the latest product information and specifications before final design, purchase or use.

LSC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does LSC assume any liability for application assistance or customer product design. LSC does not warrant or accept any liability with products which are purchased or used for any unintended or unauthorized application.

No license is granted by implication or otherwise under any intellectual property rights of LSC.

LSC products are not authorized for use as critical components in life support devices or systems without express written approval of LSC.