### **Document Title**

256Kx4 Bit (with  $\overline{\text{OE}}$ ) High Speed Static RAM(5.0V Operating), Revolutionary Pin out. Operated at Commercial and Industrial Temperature Range.

# **Revision History**

Rev No.	<u>History</u>	<u>Draft Data</u>	<u>Remark</u>
Rev. 0.0	Initial release with Design Target.	Apr. 1st, 1997	Design Target
Rev.1.0	Release to Preliminary Data Sheet.  1. Replace Design Target to Preliminary.	Jun. 1st, 1997	Preliminary

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



# 256K x 4 Bit (with OE)High-Speed CMOS Static RAM

#### **FEATURES**

Fast Access Time 8,10,12ns(Max.)

Low Power Dissipation

Standby (TTL) : 30mA(Max.) (CMOS) : 10mA(Max.)

1mA(Max.) - L-Ver. only

Operating KM641003B/BL - 8 : 150mA(Max.) KM641003B/BL - 10 : 140mA(Max.)

KM641003B/BL - 12: 130mA(Max.)

Single 5.0V±10% Power Supply

TTL Compatible Inputs and Outputs

I/O Compatible with 3.3V Device

Fully Static Operation

- No Clock or Refresh required

Three State Outputs

2V Minimum Data Retention; L-Ver. only Center Power/Ground Pin Configuration

Standard Pin Configuration

KM641003B/BLJ: 32-SOJ-400 KM641003B/BLT: 32-TSOP2-400F


#### **GENERAL DESCRIPTION**

The KM641003B/BL is a 1,048,576-bit high-speed Static Random Access Memory organized as 262,144 words by 4 bits. The KM641003B/BL uses 4 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM641003B/BL is packaged in a 400 mil 32-pin plastic SOJ or TSOP2 forward.

#### **ORDERING INFORMATION**

KM641003B/BL -8/10/12	Commercial Temp.
KM641003BI/BLI -8/10/12	Industrial Temp.


#### **PIN CONFIGURATION**(Top View)



#### PIN FUNCTION

Pin Name	Pin Function
<b>A</b> 0 - <b>A</b> 17	Address Inputs
WE	Write Enable
<u>cs</u>	Chip Select
ŌĒ	Output Enable
I/O1 ~ I/O4	Data Inputs/Outputs
Vcc	Power(+5.0V)
Vss	Ground
N.C	No Connection

### **FUNCTIONAL BLOCK DIAGRAM**





#### **ABSOLUTE MAXIMUM RATINGS\***

Parameter		Symbol	Rating	Unit
Voltage on Any Pin Relati	ve to Vss	e to Vss Vin, Vout		V
Voltage on Vcc Supply Re	Voltage on Vcc Supply Relative to Vss		-0.5 to 7.0	V
Power Dissipation	Power Dissipation		1.0	W
Storage Temperature	Storage Temperature		-65 to 150	°C
Operating Temperature	Commercial	Ta	0 to 70	°C
	Industrial	TA	-40 to 85	°C

<sup>\*</sup> Stresses greater than those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress ra ting only and functional operation of the device at these at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### RECOMMENDED DC OPERATING CONDITIONS(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input Low Voltage	VIH	2.2	-	Vcc+0.5**	V
Input Low Voltage	VIL	-0.5*	-	8.0	V

NOTE: Above parameters are also guaranteed at industrial temperature range.

### DC AND OPERATING CHARACTERISTICS(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Max	Unit	
Input Leakage Current	lu	VIN=Vss to Vcc		-2	2	μA	
Output Leakage Current	llo	CS=VIH or OE=VIH or WE=VIL VOUT=VSS to VCC			2	μА	
		Min. Cycle, 100% Duty	8ns	-	150		
Operating Current	Icc	CS=VIL, VIN=VIH or VIL,	10ns	-	140	mA	
		IOUT=0mA	12ns	-	130		
	IsB	Min. Cycle, CS=VIH		-	30	mA	
Standby Current	lona	f=0MHz, <del>CS</del> ≥Vcc-0.2V,	Normal	-	10	A	
	ISB1	VIN≥VCC-0.2V or VIN≤0.2V	L-Ver.	-	1	mA	
Output Low Voltage Level	Vol	IoL=8mA	•	-	0.4	V	
Outro de Himb Voltage Laval	Vон	IOH=-4mA		2.4	-	V	
Output High Voltage Level	Voн1*	IOH1=-0.1mA	-	3.95	٧		

NOTE: Above parameters are also guaranteed at industrial temperature range.

### CAPACITANCE\*( TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	CI/O	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	6	pF

<sup>\*</sup> NOTE : Capacitance is sampled and not 100% tested.



<sup>\*</sup> VIL(Min) = -2.0V a.c(Pulse Width ≤6ns) for I≤20mA

<sup>\*\*</sup> VIH(Max) = VCC + 2.0V a.c (Pulse Width ≤6ns) for I≤20mA


<sup>\*</sup> Vcc=5.0V±5% Temp. = 25°C

### AC CHARACTERISTICS(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise noted.)

#### **TEST CONDITIONS**

Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

NOTE: Above test conditions are also applied at industrial temperature range.



\* Including Scope and Jig Capacitance

#### **READ CYCLE**

B	C	KM641003B/BL-8		KM641003B/BL-10		KM641003B/BL-12		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	trc	8	-	10	-	12	-	ns
Address Access Time	taa	-	8	-	10	-	12	ns
Chip Select to Output	tco	-	8	-	10	-	12	ns
Output Enable to Valid Output	tOE	-	4	-	5	-	6	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tOLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	4	0	5	0	6	ns
Output Disable to High-Z Output	tonz	0	4	0	5	0	6	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	tPU	0	-	0	-	0	-	ns
Chip Selection to Power DownTime	tPD	-	8	-	10	-	12	ns

NOTE: Above parameters are also guaranteed at industrial temperature range.


#### **WRITE CYCLE**

5	S	KM641003B/BL-8		KM641003B/BL-10		KM641003B/BL-12		1,,_,,
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	8	-	10	-	12	-	ns
Chip Select to End of Write	tcw	6	-	7	-	8	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	6	-	7	-	8	-	ns
Write Pulse Width(OE High)	twp	6	-	7	-	8	-	ns
Write Pulse Width(OE Low)	tWP1	8	-	10	-	12	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	ns
Write to Output High-Z	twHZ	0	4	0	5	0	6	ns
Data to Write Time Overlap	tow	4	-	5	-	6	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns

NOTE: Above parameters are also guaranteed at industrial temperature range.


### **TIMING DIAGRAMS**

TIMING WAVE FORM OF READ CYCLE(1) (Address Controlled,  $\overline{CS} = \overline{OE} = V_{IL}$ ,  $\overline{WE} = V_{IH}$ )






#### TIMING WAVE FORM OF READ CYCLE(2) (WE=VIH)



#### NOTES(READ CYCLE)


- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V OH or VOL Levels.
- 4. At any given temperature and voltage condition, t HZ(Max.) is less than t∟z (Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with  $\overline{CS}=V_{IL}$ .
- 7. Address valid prior to coincident with  $\overline{\text{CS}}$  transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycl e.

#### TIMING WAVE FORM OF WRITE CYCLE(1) (OE=Clock)






### TIMING WAVE FORM OF WRITE CYCLE(2) (OE=Low Fixed)



## TIMING WAVE FORM OF WRITE CYCLE(3) $(\overline{\text{CS}}=\text{Controlled})$



# KM641003B/BL, KM641003BI/BLI

#### NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- 2. A write occurs during the overlap of a low  $\overline{\text{CS}}$  and  $\overline{\text{WE}}$ . A write begins at the latest transition  $\overline{\text{CS}}$  going low and  $\overline{\text{WE}}$  going low; A write ends at the earliest transition  $\overline{CS}$  going high or  $\overline{WE}$  going high. twp is measured from the beginning of write to the end of write.

  3. tcw is measured from the later of  $\overline{CS}$  going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twn is measured from the end of write to the address change. t wn applied in case a write ends as CS or WE going high.
- 6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output mus t not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycl e.
- 8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When  $\overline{\text{CS}}$  is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

#### **FUNCTIONAL DESCRIPTION**

<u>cs</u>	WE	ŌĒ	Mode	I/O Pin	Supply Current
Н	Х	X*	Not Select	High-Z	ISB, ISB1
L	Н	Н	Output Disable	High-Z	lcc
L	Н	L	Read	Douт	lcc
L	L	Х	Write	DIN	lcc


<sup>\*</sup> NOTE: X means Don't Care.

## DATA RETENTION CHARACTERISTICS\*(TA=0 to 70°C)

Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Vcc for Data Retention	VDR	<del>CS</del> ≥Vcc-0.2V	2.0	-	5.5	V
Data Data milian Commant	loo	Vcc=3.0V, <del>CS</del> ≥Vcc-0.2V Vin≥Vcc-0.2V or Vin≤0.2V	-	-	0.9	4
Data Retention Current	ldr	Vcc=2.0V, <del>CS</del> ≥Vcc-0.2V Vin≥Vcc-0.2V or Vin≤0.2V	-	-	0.7	mA
Data Retention Set-Up Time	tsdr	See Data Retention	0	-	-	ns
Recovery Time	trdr	Wave form(below)	5	-	-	ms

NOTE: Above parameters are also guaranteed at industrial temperature range.

#### **DATA RETENTION WAVE FORM** (CS Controlled)





L-Ver only.

### **PACKAGE DIMENSIONS**

