

KM641003B/BL, KM641003BI/BLI

Document Title

**256Kx4 Bit (with \overline{OE}) High Speed Static RAM(5.0V Operating), Revolutionary Pin out.
Operated at Commercial and Industrial Temperature Range.**

Revision History

<u>Rev No.</u>	<u>History</u>	<u>Draft Data</u>	<u>Remark</u>
Rev. 0.0	Initial release with Design Target.	Apr. 1st, 1997	Design Target
Rev.1.0	Release to Preliminary Data Sheet. 1. Replace Design Target to Preliminary.	Jun. 1st, 1997	Preliminary

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.

KM641003B/BL, KM641003BI/BLI

256K x 4 Bit (with \overline{OE}) High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 8,10,12ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 30mA(Max.)
 - (CMOS) : 10mA(Max.)
 - 1mA(Max.) - L-Ver. only
- Operating KM641003B/BL - 8 : 150mA(Max.)
- KM641003B/BL - 10 : 140mA(Max.)
- KM641003B/BL - 12 : 130mA(Max.)
- Single 5.0V±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- 2V Minimum Data Retention ; L-Ver. only
- Center Power/Ground Pin Configuration
- Standard Pin Configuration
 - KM641003B/BLJ : 32-SOJ-400
 - KM641003B/BLT : 32-TSOP2-400F


GENERAL DESCRIPTION

The KM641003B/BL is a 1,048,576-bit high-speed Static Random Access Memory organized as 262,144 words by 4 bits. The KM641003B/BL uses 4 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM641003B/BL is packaged in a 400 mil 32-pin plastic SOJ or TSOP2 forward.


ORDERING INFORMATION

KM641003B/BL -8/10/12	Commercial Temp.
KM641003BI/BLI -8/10/12	Industrial Temp.

PIN CONFIGURATION (Top View)



FUNCTIONAL BLOCK DIAGRAM



PIN FUNCTION

Pin Name	Pin Function
A0 - A17	Address Inputs
\overline{WE}	Write Enable
\overline{CS}	Chip Select
\overline{OE}	Output Enable
I/O1 ~ I/O4	Data Inputs/Outputs
Vcc	Power(+5.0V)
Vss	Ground
N.C	No Connection

KM641003B/BL, KM641003BI/BLI

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Unit	
Voltage on Any Pin Relative to Vss	V _{IN} , V _{OUT}	-0.5 to 7.0	V	
Voltage on Vcc Supply Relative to Vss	V _{CC}	-0.5 to 7.0	V	
Power Dissipation	P _D	1.0	W	
Storage Temperature	T _{STG}	-65 to 150	°C	
Operating Temperature	Commercial	T _A	0 to 70	°C
	Industrial	T _A	-40 to 85	°C

* Stresses greater than those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS(T_A=0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input Low Voltage	V _{IH}	2.2	-	V _{CC} +0.5**	V
Input Low Voltage	V _{IL}	-0.5*	-	0.8	V

NOTE: Above parameters are also guaranteed at industrial temperature range.

* V_{IL}(Min) = -2.0V a.c(Pulse Width ≤6ns) for I_L≤20mA

** V_{IH}(Max) = V_{CC} + 2.0V a.c (Pulse Width ≤6ns) for I_L≤20mA

DC AND OPERATING CHARACTERISTICS(T_A=0 to 70°C, V_{CC}=5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Input Leakage Current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-2	2	μA	
Output Leakage Current	I _{LO}	\overline{CS} =V _{IH} or \overline{OE} =V _{IH} or \overline{WE} =V _{IL} V _{OUT} =V _{SS} to V _{CC}	-2	2	μA	
Operating Current	I _{CC}	Min. Cycle, 100% Duty \overline{CS} =V _{IL} , V _{IN} =V _{IH} or V _{IL} , I _{OUT} =0mA	8ns	-	150	mA
			10ns	-	140	
			12ns	-	130	
Standby Current	I _{SB}	Min. Cycle, \overline{CS} =V _{IH}	-	30	mA	
	I _{SB1}	f=0MHz, \overline{CS} ≥V _{CC} -0.2V, V _{IN} ≥V _{CC} -0.2V or V _{IN} ≤0.2V	Normal	-	10	mA
		L-Ver.	-	1		
Output Low Voltage Level	V _{OL}	I _{OL} =8mA	-	0.4	V	
Output High Voltage Level	V _{OH}	I _{OH} =-4mA	2.4	-	V	
	V _{OH1} *	I _{OH1} =-0.1mA	-	3.95	V	

NOTE: Above parameters are also guaranteed at industrial temperature range.

* V_{CC}=5.0V±5% Temp. = 25°C

CAPACITANCE*(T_A=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF
Input Capacitance	C _{IN}	V _{IN} =0V	-	6	pF

* NOTE : Capacitance is sampled and not 100% tested.

KM641003B/BL, KM641003BI/BLI


AC CHARACTERISTICS($T_A=0$ to 70°C , $V_{CC}=5.0\text{V}\pm 10\%$, unless otherwise noted.)

TEST CONDITIONS


Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

NOTE: Above test conditions are also applied at industrial temperature range.

Output Loads(A)



Output Loads(B)
for tHZ, tLZ, tWHZ, tOW, tOLZ & tOHZ



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM641003B/BL-8		KM641003B/BL-10		KM641003B/BL-12		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	tRC	8	-	10	-	12	-	ns
Address Access Time	tAA	-	8	-	10	-	12	ns
Chip Select to Output	tCO	-	8	-	10	-	12	ns
Output Enable to Valid Output	tOE	-	4	-	5	-	6	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tOLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	4	0	5	0	6	ns
Output Disable to High-Z Output	tOHZ	0	4	0	5	0	6	ns
Output Hold from Address Change	tOH	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	tPU	0	-	0	-	0	-	ns
Chip Selection to Power Down Time	tPD	-	8	-	10	-	12	ns

NOTE: Above parameters are also guaranteed at industrial temperature range.

KM641003B/BL, KM641003BI/BLI


WRITE CYCLE

Parameter	Symbol	KM641003B/BL-8		KM641003B/BL-10		KM641003B/BL-12		Unit
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	tWC	8	-	10	-	12	-	ns
Chip Select to End of Write	tCW	6	-	7	-	8	-	ns
Address Set-up Time	tAS	0	-	0	-	0	-	ns
Address Valid to End of Write	tAW	6	-	7	-	8	-	ns
Write Pulse Width(\overline{OE} High)	tWP	6	-	7	-	8	-	ns
Write Pulse Width(\overline{OE} Low)	tWP1	8	-	10	-	12	-	ns
Write Recovery Time	tWR	0	-	0	-	0	-	ns
Write to Output High-Z	tWHZ	0	4	0	5	0	6	ns
Data to Write Time Overlap	tDW	4	-	5	-	6	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tOW	3	-	3	-	3	-	ns

NOTE: Above parameters are also guaranteed at industrial temperature range.


TIMING DIAGRAMS

TIMING WAVE FORM OF READ CYCLE(1) (Address Controlled, $\overline{CS}=\overline{OE}=V_{IL}$, $\overline{WE}=V_{IH}$)



KM641003B/BL, KM641003BI/BLI


TIMING WAVE FORM OF READ CYCLE(2) ($\overline{WE}=V_{IH}$)



NOTES(READ CYCLE)


1. \overline{WE} is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} Levels.
4. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ (Min.) both for a given device and from device to device.
5. Transition is measured $\pm 200mV$ from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS}=V_{IL}$.
7. Address valid prior to coincident with \overline{CS} transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVE FORM OF WRITE CYCLE(1) ($\overline{OE}=\text{Clock}$)




KM641003B/BL, KM641003BI/BLI

TIMING WAVE FORM OF WRITE CYCLE(2) (\overline{OE} =Low Fixed)



TIMING WAVE FORM OF WRITE CYCLE(3) (\overline{CS} =Controlled)



KM641003B/BL, KM641003BI/BLI

NOTES(WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and \overline{WE} . A write begins at the latest transition \overline{CS} going low and \overline{WE} going low ; A write ends at the earliest transition \overline{CS} going high or \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
3. t_{CW} is measured from the later of \overline{CS} going low to end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going or after \overline{WE} going low, the outputs remain high impedance state.
9. D_{out} is the read data of the new address.
10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{WE}	\overline{OE}	Mode	I/O Pin	Supply Current
H	X	X*	Not Select	High-Z	ISB, ISB1
L	H	H	Output Disable	High-Z	I _{CC}
L	H	L	Read	DOUT	I _{CC}
L	L	X	Write	DIN	I _{CC}

* NOTE : X means Don't Care.


DATA RETENTION CHARACTERISTICS*(T_A=0 to 70°C)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
V _{CC} for Data Retention	V _{DR}	$\overline{CS} \geq V_{CC} - 0.2V$	2.0	-	5.5	V
Data Retention Current	I _{DR}	V _{CC} =3.0V, $\overline{CS} \geq V_{CC} - 0.2V$ V _{IN} ≥ V _{CC} - 0.2V or V _{IN} ≤ 0.2V	-	-	0.9	mA
		V _{CC} =2.0V, $\overline{CS} \geq V_{CC} - 0.2V$ V _{IN} ≥ V _{CC} - 0.2V or V _{IN} ≤ 0.2V	-	-	0.7	
Data Retention Set-Up Time	t _{SDR}	See Data Retention Wave form(below)	0	-	-	ns
Recovery Time	t _{RDR}	See Data Retention Wave form(below)	5	-	-	ms

NOTE: Above parameters are also guaranteed at industrial temperature range.

* L-Ver only.


DATA RETENTION WAVE FORM (\overline{CS} Controlled)



PACKAGE DIMENSIONS

32-SOJ-400

Units : Inches (millimeters)



32-TSOP2-400F

