

8,192 x 8 STATIC RAM

FEATURES

- BICMOS FOR OPTIMUM SPEED/POWER
- HIGH SPEED
COMMERCIAL : 9/10/12/15 ns (max)
MILITARY : 10/12/15 ns (max)
- LOW ACTIVE POWER
– 825 mW
- LOW STANDBY POWER
– 275 mW
- TTL-COMPATIBLE INPUTS AND OUTPUTS
- CAPABLE OF WITHSTANDING GREATER THAN 2001V ELECTROSTATIC DISCHARGE

INTRODUCTION

6

The M-65864 is a high-performance BiCMOS static RAM organized as 8,192 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable (\overline{CE}_1), an active HIGH chip enable (CE_2), and active LOW output enable (\overline{OE}) and three-state drivers. Both devices have a power-down feature (\overline{CE}_1) that reduces the power consumption by 67 % when deselected. An active LOW write enable signal (\overline{WE}) controls the writing/reading operation of the memory. When \overline{CE}_1 and \overline{WE} inputs are both LOW, data on the eight data input/output pins (I/O₀ through I/O₇) is written into the memory location addressed by (A₀ through A₁₂). Reading the device is accomplished by selecting the device and enabling the outputs, \overline{CE}_1 and \overline{OE} active

LOW, CE_2 active HIGH, while \overline{WE} remains HIGH. Under these conditions, the contents of the location addressed by the information on the address pins is present on the eight data input/output pins.

The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable (\overline{WE}) is HIGH.


The M-65864 is 100 % processed following the test methods of MIL STD 883C and/or ESA/SCC 9000 making it ideally suitable for military/space applications that demand superior levels of performance and reliability.

The information contained herein is subject to change without notice. No responsibility is assumed by MATRA MHS SA for using this publication and/or circuits described herein : nor for any possible infringements of patents or other rights of third parties which may result from its use.

INTERFACE


PIN CONFIGURATION

Plastic 300 mils, 28 pins, DIL
 Ceramic 300 mils, 28 pins, DIL
 SOJ 300 mils, 28 pins



Pinout DIL/SO 28 pins (top view)

BLOCK DIAGRAM



SELECTION GUIDE

		M-65864-09	M-65864-10	M-65864-12	M-65864-15
Maximum Access Time (ns)		9	10	12	15
Maximum Operating Current (mA)	Commercial	150	145	140	135
	Military		155	150	145
Maximum Standby Current (mA)	Commercial	50	45	40	40
	Military		60	55	50

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

(Above which the useful life may be impaired. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. For user guidelines, not tested).

Storage Temperature..... - 65°C to + 150°C

Supply Voltage

to Ground Potential..... - 0.5 V to + 7.0 V

DC Voltage Applied

to Outputs in High Z State..... - 0.5 V to + 7.0 V

DC Input Voltage..... - 3.0 V to + 7.0 V

Output Current into Outputs (Low).. 20 mA

Static Discharge Voltage..... > 2001 V
(per MIL-STD-883, Method 3015)

Latch-up Current..... > 200 mA

OPERATING RANGE

RANGE		AMBIENT TEMPERATURE	Vcc
Military	(2)	- 55°C to + 125°C	5 V ± 10 %
Commercial	(2)	- 0°C to + 70°C	5 V ± 10 %

PARAMETERS	DESCRIPTION	TEST CONDITIONS			M-65864-09		M-65864-10		M-65864-12		M-65864-15		UNITS
					MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
V _{OH}	Output HIGH Voltage	V _{cc} = Min	I _{OH} = - 4 mA I _{OH} = - 2 mA	Com'l Mil	2.4 2.4		2.4 2.4		2.4 2.4		2.4 2.4		V
V _{OL}	Output LOW Voltage	V _{cc} = Min., I _{OL} = 8.0 mA				0.4		0.4		0.4		0.4	V
V _{IH}	Input HIGH Level				2.2	V _{cc}	2.2	V _{cc}	2.2	V _{cc}	2.2	V _{cc}	V
V _{IL}	Input LOW Voltage ⁽¹⁾				- 0.5	0.8	- 0.5	0.8	- 0.5	0.8	- 0.5	0.8	V
I _{IX}	Input Load Current	GND ≤ V _I ≤ V _{cc}			- 10	+ 10	- 10	+ 10	- 10	+ 10	- 10	+ 10	μA
I _{oz}	Output Leakage Current	GND ≤ V _I ≤ V _{cc} Output Disabled			- 10	+ 10	- 10	+ 10	- 10	+ 10	- 10	+ 10	μA
I _{cc}	V _{cc} Operating Supply Current	V _{cc} = Max., I _{OUT} = 0 mA f = f max.		Com'l Mil	150 150		145 155		140 150		135 145		mA
I _{SB}	CE ₁ Power-Down Current	CE ₁ ≤ V _{IH}		Com'l Mil	50 50		45 60		40 55		40 50		mA

6

CAPACITANCE ⁽³⁾

PARAMETER	DESCRIPTION	TEST CONDITIONS	MAXIMUM ⁽⁴⁾	UNITS
C _{IN}	Input capacitance	T _A = 25°C, f = 1 MHz, 5	pF	
C _{OUT}	Output capacitance	V _{cc} = 5.0 V	7	pF


Notes : 1. V_L (min) = - 3.0 V for pulse width < 20 ns.

2. T_A is the "instant on" case temperature.

3. Tested initially and after any design or process changes that may affect these parameters.

4. For all packages except Ceramic DIL, which has maximum of C_{IN} = 8 pF, C_{OUT} = 9 pF.

AC TEST LOADS AND WAVEFORMS



SWITCHING CHARACTERISTICS (OVER THE OPERATING RANGE ⁽⁵⁾)

READ CYCLE

SYMBOL	PARAMETER	M-65864-09		M-65864-10		M-65864-12		M-65864-15		UNITS
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
TAVAV	Read Cycle Time	9		10		12		15		ns
TAVQV	Address to Data Valid		9		10		12		15	ns
TAVQX	Data Hold from Address Change	2.5		3		3		3		ns
TEL1QV	\overline{CE}_1 LOW to Data Valid		9		10		12		15	ns
TEL2QV	\overline{CE}_2 HIGH to Data Valid		9		10		12		15	ns
TGLQV	\overline{OE} LOW to Data Valid		4.5		5		6		8	ns
TGLQX	\overline{OE} LOW to Low Z	1.5		2		2		3		ns
TGHQZ	\overline{OE} HIGH to High Z (6)		4		5		6		7	ns
TEL1QX	\overline{CE}_1 to Low Z (7)	2		2		2		3		ns
TEH2QX	\overline{CE}_2 HIGH to Low Z (7)	2		2		2		3		ns
TEHQZ	\overline{CE}_1 HIGH to HIGH Z (6) \overline{CE}_2 LOW to High Z		4		5		6		7	ns

6

WRITE CYCLE⁽⁸⁾

SYMBOL	PARAMETER	M-65864-09		M-65864-10		M-65864-12		M-65864-15		UNITS
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
TAVAV	Write Cycle Time	9		10		12		15		ns
TEL1WH	\overline{CE}_1 LOW to Write End	8		8		8		10		ns
TEH2WH	\overline{CE}_2 HIGH to Write End	8		8		8		10		ns
TAVWH	Address Set-Up to Write End	8		8		8		10		ns
TWHAX	Address Hold From Write End	0		0		0		0		ns
TAVWL	Address Set-Up to Write Start	0		0		0		0		ns
TWLWH	\overline{WE} Pulse Width	7		8		8		10		ns
TDVWH	Data Set-up to Write End	4.5		5		6		7		ns
TWHDX	Data Hold from Write End	0		0		0		0		ns
TWLQZ	\overline{WE} LOW to High Z ⁽⁶⁾	0	4	0	5	0	6	0	7	ns
TWHQX	\overline{WE} HIGH to Low Z	2		2		2		3		ns


Notes : 5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} , and $C_L = 20$ pF.

6. TGHQZ, TEHQZ and TWLQZ are specified with $C_L = 5$ pF as in part (b) in AC Test Loads. Transition is measured ± 220 mV from steady-state voltage.


7. At any given temperature and voltage condition, TEHQZ is less than TELQX for any given device.

8. The internal write time of the memory is defined by the overlap of \overline{CE}_1 , LOW, \overline{CE}_2 HIGH and \overline{WE} LOW. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write. All three signals must be active to initiate a write, and either signal can terminate a write by going inactive.


READ CYCLE N°.1 (9, 10)



READ CYCLE N°.2 (9, 11)




WRITE CYCLE N°.1 (WE CONTROLLED) (12, 13)



- Notes :
- 9. WE is HIGH for read cycle.
 - 10. Device is continuously selected, OE, CE1 = VL, CE2 = VIH.
 - 11. Address valid prior to or coincident with CE transition LOW.
 - 12. Data I/O is HIGH impedance if OE = VIH.
 - 13. When data input is applied to the device I/O, the device output should be in the high impedance state.
 - 14. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.

WRITE CYCLE N° 2 (\overline{CE} CONTROLLED) (11, 13, 14)



TRUTH TABLE

\overline{CS}_1	\overline{CS}_2	\overline{WE}	\overline{OE}	INPUTS/OUTPUTS	MODE
H	X	X	X	High Z	Deselect/ Power Down
L	L	X	X	High Z	Deselect
L	H	H	L	Data Out	Read
L	H	L	X	Data In	Write
L	H	H	H	High Z	Deselected

ORDERING INFORMATION

TEMPERATURE RANGE		PACKAGE	DEVICE	SPEED
<u>C</u>	<u>M</u>	<u>UI</u>	<u>65864</u>	<u>12</u>
C = Commercial 0°C to + 70°C M = Military - 55° to + 125°C		0 : chip form 1P : ceramic 28 pins 3P : Plastic 28 pins UI : SOJ 28 pins	8K x 8 HIGH SPEED STATIC RAM	09 : 9 ns 10 : 10 ns 12 : 12 ns 15 : 15 ns

6