


SN54GTL16922, SN74GTL16922 18-BIT LVTTTL-TO-GTL/GTL+ BUS TRANSCEIVERS


SCBS673A – AUGUST 1996 – REVISED NOVEMBER 1996

- Translate Between GTL/GTL+ Signal Levels and LVTTTL or 5-V TTL Signal Levels
- Members of the Texas Instruments *Widebus™* Family
- Support Mixed-Mode (3.3 V and 5 V) Signal Operation on A Port and Control Inputs
- Support GTL/GTL+ Signal Operation on B Port
- D-Type Flip-Flops With Qualified Storage Enable
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors on A Port
- Flow-Through Architecture Facilitates Printed-Circuit-Board Layout
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Ceramic Quad Flat (HV) Packages

SN74GTL16922 . . . DGG PACKAGE
(TOP VIEW)



SN54GTL16922 . . . HV PACKAGE
(TOP VIEW)



NC – No internal connection

PRODUCT PREVIEW



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1996, Texas Instruments Incorporated

SN54GTL16922, SN74GTL16922 18-BIT LVTTTL-TO-GTL/GTL+ BUS TRANSCEIVERS

SCBS673A – AUGUST 1996 – REVISED NOVEMBER 1996

description

These 18-bit registered bus transceivers contain two sets of D-type flip-flops for temporary storage of data flowing in either direction.

The B port operates at GTL ($V_{TT} = 1.2\text{ V}$ and $V_{REF} = 0.8\text{ V}$) and GTL+ ($V_{TT} = 1.5\text{ V}$ and $V_{REF} = 1\text{ V}$) levels, while the A port and control pins are compatible with LVTTTL and 5-V TTL logic levels.

Data flow in each direction is controlled by the output-enable (\overline{OEAB} and \overline{OEBA}) and the clock (CLKAB and CLKBA) inputs. The clock-enable (\overline{CEAB} and \overline{CEBA}) inputs are designed to control each 9-bit transceiver independently, which makes the device more versatile.

For A-to-B data flow, the device operates on the low-to-high transition of CLKAB if \overline{CEAB} is low. When \overline{OEAB} is low, the outputs are active. When \overline{OEAB} is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that of A to B but uses \overline{OEBA} , CLKBA, and \overline{CEBA} .

Active bus-hold circuitry is provided to hold unused or floating TTL inputs at a valid logic state.

V_{REF} is the reference voltage input for the GTL B port.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54GTL16922 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74GTL16922 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE†

INPUTS				OUTPUT B	MODE
\overline{CEAB}	\overline{OEAB}	CLKAB	A		
X	H	X	X	Z	
H	L	X	X	B_0^{\ddagger}	Latched storage of A data
X	L	H or L	X	B_0^{\ddagger}	
L	L	↑	L	L	Clocked storage of A data
L	L	↑	H	H	

† A-to-B data flow is shown; B-to-A data flow is similar but uses \overline{OEBA} , CLKBA, and \overline{CEBA} .


‡ Output level before the indicated steady-state input conditions are established

PRODUCT PREVIEW

SN54GTL16922, SN74GTL16922 18-BIT LVTTL-TO-GTL/GTL+ BUS TRANSCEIVERS

SCBS673A – AUGUST 1996 – REVISED NOVEMBER 1996

logic diagram (positive logic)



Pin numbers shown are for the DGG package.

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

8961723 0110030 363

SN54GTL16922, SN74GTL16922 18-BIT LVTTTL-TO-GTL/GTL+ BUS TRANSCEIVERS

SCBS673A – AUGUST 1996 – REVISED NOVEMBER 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC} : 3.3 V	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1): A port/B port	-0.5 V to 4.6 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1): A port/B port	-0.5 V to 4.6 V
Current into any output in the low state, I_O : A port	48 mA
B port	100 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package	1.3 W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 1000 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

recommended operating conditions (see Note 3)

		SN54GTL16922			SN74GTL16922			UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX			
V_{CC}	Supply voltage	3.15	3.3	3.45	3.15	3.3	3.45	V		
V_{TT}	Termination voltage	GTL	1.14	1.2	1.26	1.14	1.2	1.26	V	
		GTL+	1.35	1.5	1.65	1.35	1.5	1.65		
V_{REF}	Supply voltage	GTL	0.74	0.8	0.87	0.74	0.8	0.87	V	
		GTL+	0.87	1	1.1	0.87	1	1.1		
V_I	Input voltage	B port	V_{TT}			V_{TT}			V	
		Except B port	5.5			5.5				
V_{IH}	High-level input voltage	B port	$V_{REF}+50\text{ mV}$			$V_{REF}+50\text{ mV}$			V	
		Except B port	2			2				
V_{IL}	Low-level input voltage	B port	$V_{REF}-50\text{ mV}$			$V_{REF}-50\text{ mV}$			V	
		Except B port	0.8			0.8				
I_{IK}	Input clamp current				-18			mA		
I_{OH}	High-level output current	A port				-24			mA	
I_{OL}	Low-level output current	A port				24			mA	
		B port				40				
T_A	Operating free-air temperature	-55			125			-40	85	°C

NOTE 3: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW

SN54GTL16922, SN74GTL16922 18-BIT LVTTTL-TO-GTL/GTL+ BUS TRANSCEIVERS

SCBS673A – AUGUST 1996 – REVISED NOVEMBER 1996

electrical characteristics over recommended operating free-air temperature range for GTL/GTL+ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54GTL16922			SN74GTL16922			UNIT
				MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{IK}		V _{CC} = 3.15 V, I _I = -18 mA		-1.2			-1.2			V
V _{OH}	A port	V _{CC} = MIN to MAX‡, I _{OH} = -100 µA		V _{CC} -0.2			V _{CC} -0.2			V
		V _{CC} = 3.15 V		2.4			2.4			
				2			2			
V _{OL}	A port	V _{CC} = MIN to MAX‡, I _{OL} = 100 µA		0.2			0.2			V
		V _{CC} = 3.15 V		0.4			0.4			
				0.5			0.5			
	B port	V _{CC} = MIN to MAX‡, I _{OL} = 100 µA		0.2			0.2			
		V _{CC} = 3.15 V		0.2			0.2			
				0.4			0.4			
I _I	B port	V _{CC} = 3.45 V, V _I = V _{TT} or GND		±5			±5			µA
	A port and control inputs	V _{CC} = 3.45 V, V _I = 5.5 V or GND		±20			±20			
I _{off}		V _{CC} = 0, V _I or V _O = 0 to 5.5 V		100			100			µA
I _I (hold)	A port	V _{CC} = 3.15 V		75			75			µA
				-75			-75			
		V _{CC} = 3.45 V§, V _I = 0.8 V to 2 V		±500			±500			
I _{OZ} ¶	A port	V _{CC} = 3.45 V, V _O = V _{CC} or GND		±10			±10			µA
I _{OZH}	B port	V _{CC} = 3.45 V, V _O = 1.5 V		10			10			µA
I _{CC}	A or B port	V _{CC} = 3.45 V, I _O = 0, V _I = V _{CC} or GND		Outputs high			24			mA
				Outputs low			27			
				Outputs disabled			27			
ΔI _{CC} #		V _{CC} = 3.45 V, A port or control inputs at V _{CC} or GND, One input at V _{CC} - 0.6 V		1			1			mA
C _i	Control inputs	V _I = 3.15 V or 0								pF
C _{io}	A port	V _O = 3.15 V or 0								pF
	B port	Per IEEE 1194.1								

PRODUCT PREVIEW

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

¶ For I/O ports, the parameter I_{OZ} includes the input leakage current.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SN54GTL16922, SN74GTL16922 18-BIT LVTTTL-TO-GTL/GTL+ BUS TRANSCEIVERS

SCBS673A – AUGUST 1996 – REVISED NOVEMBER 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature for GTL (unless otherwise noted)†

		SN54GTL16922		SN74GTL16922		UNIT
		MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency	0	200	0	200	MHz
t_w	Pulse duration, CLK high or low	2.5		2.5		ns
t_{su}	Setup time	Data before CLK↑				ns
		$\overline{\text{CE}}$ before CLK↑				
t_h	Hold time	Data after CLK↑				ns
		$\overline{\text{CE}}$ after CLK↑				

† These parameters are warranted but not production tested.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature for GTL (see Figure 1)†

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54GTL16922			SN74GTL16922			UNIT
			MIN	TYP‡	MAX	MIN	TYP‡	MAX	
f_{max}			200			200			MHz
t_{PLH}	CLKAB	B							ns
t_{PHL}									
t_{PLH}	$\overline{\text{OEAB}}$	B							ns
t_{PHL}									
Slew rate	Both transitions								V/ns
t_r	Transition time, B outputs (0.6 V to 1 V)								ns
t_f	Transition time, B outputs (1 V to 0.6 V)								ns
t_{PLH}	CLKBA	A							ns
t_{PHL}									
t_{en}	$\overline{\text{OEBA}}$	A							ns
t_{dis}									

† These parameters are warranted but not production tested.

‡ All typical values are at $V_{\text{CC}} = 3.3 \text{ V}$, $T_A = 25^\circ\text{C}$.

PRODUCT PREVIEW

SN54GTL16922, SN74GTL16922 18-BIT LVTTTL-TO-GTL/GTL+ BUS TRANSCEIVERS

SCBS673A – AUGUST 1996 – REVISED NOVEMBER 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature for GTL+ (unless otherwise noted)

		SN54GTL16922		SN74GTL16922		UNIT
		MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency	0	200	0	200	MHz
t_w	Pulse duration, CLK high or low	2.5		2.5		ns
t_{su}	Setup time	Data before CLK \uparrow				ns
		$\overline{\text{CE}}$ before CLK \uparrow				
t_h	Hold time	Data after CLK \uparrow				ns
		$\overline{\text{CE}}$ after CLK \uparrow				

switching characteristics over recommended ranges of supply voltage and operating free-air temperature for GTL+ (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54GTL16922			SN74GTL16922			UNIT
			MIN	TYP \dagger	MAX	MIN	TYP \dagger	MAX	
f_{max}			200			200			MHz
t_{PLH}	CLKAB	B							ns
t_{PHL}									
t_{PLH}	$\overline{\text{OEAB}}$	B							ns
t_{PHL}									
Slew rate	Both transitions								V/ns
t_r	Transition time, B outputs (0.6 V to 1.3 V)								ns
t_f	Transition time, B outputs (1.3 V to 0.6 V)								ns
t_{PLH}	CLKBA	A							ns
t_{PHL}									
t_{en}	$\overline{\text{OEBA}}$	A							ns
t_{dis}									

\dagger All typical values are at $V_{\text{CC}} = 3.3 \text{ V}$, $T_A = 25^\circ\text{C}$.


PRODUCT PREVIEW

SN54GTL16922, SN74GTL16922 18-BIT LVTTTL-TO-GTL/GTL+ BUS TRANSCEIVERS

SCBS673A – AUGUST 1996 – REVISED NOVEMBER 1996


PARAMETER MEASUREMENT INFORMATION

$$V_{TT} = 1.5 \text{ V}, V_{REF} = 1 \text{ V}$$




LOAD CIRCUIT FOR A OUTPUTS


TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	6 V
t _{PHZ} /t _{PZH}	GND




LOAD CIRCUIT FOR B OUTPUTS




VOLTAGE WAVEFORMS
PULSE DURATION




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
(CLKAB to B port)



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
(CLKBA to A port)



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
(A port)

- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms