

## DESCRIPTION

This family is a 16M bit dynamic RAM organized 1,048,576 x 16-bit configuration with Fast Page mode CMOS DRAMs. Fast Page mode is a kind of page mode which is useful for the read operation. The circuit and process design allow this device to achieve high performance and low power dissipation. Optional features are access time (60, 70 or 80ns) and refresh cycle (1K ref. or 4K ref.) and power consumption (Normal or Low power with self refresh). Hyundai's advanced circuit design and process technology allow this device to achieve high bandwidth, low power consumption and high reliability.

## FEATURES

- Fast Page mode operation
- Read-modify-write Capability
- LVTTTL compatible inputs and outputs
- /CAS-before-/RAS, /RAS-only, Hidden and Self refresh capability
- JEDEC standard pinout
- 42-pin Plastic SOJ (400mil)  
44/50-pin plastic TSOP-II (400mil)
- Single power supply of 3.3V ± 0.3V
- Early write or output enable controlled write
- Max. Active power dissipation
- Fast access time and cycle time

Speed	1K refresh	4K refresh
60	540mW	324mW
70	468mW	288mW
80	432mW	252mW

Speed	tRAC	tCAC	tPC
60	60ns	15ns	40ns
70	70ns	20ns	45ns
80	80ns	20ns	50ns

- Refresh cycle


Part number	Refresh	Normal	SL-part
HY51V18160B	1K	16ms	256ms
HY51V16160B	4K	64ms	

## ORDERING INFORMATION

Part Name	Refresh	Power	Package
HY51V18160BJC	1K		42Pin SOJ
HY51V18160BSLJC	1K	SL-part	42Pin SOJ
HY51V18160BTC	1K		44/50Pin TSOP-II
HY51V18160BSLTC	1K	SL-part	44/50Pin TSOP-II
HY51V16160BJC	4K		42Pin SOJ
HY51V16160BSLJC	4K	SL-part	42Pin SOJ
HY51V16160BTC	4K		44/50Pin TSOP-II
HY51V16160BSLTC	4K	SL-part	44/50Pin TSOP-II


\*SL : Low power with self refresh

**FUNCTIONAL BLOCK DIAGRAM**




\***(A10)** and \***(A11)** for 4K refresh part  
 (1K Refresh / 4K Refresh)\*

PIN CONFIGURATION (Marking Side)



42Pin Plastic SOJ (400mil)



44/50Pin Plastic TSOP- II (400mil)

\*(N.C) : For 1K refresh product

PIN DESCRIPTION

Pin Name	Parameter
/RAS	Row Address Strobe
/CAS	Column Address Strobe
/WE	Write Enable
/OE	Output Enable
A0-A11	Address Input (4K Refresh Product)
A0-A9	Address Input (1K Refresh Product)
DQ0-DQ15	Data In/Out
Vcc	Power (3.3V)
Vss	Ground
NC	No Connection

**ABSOLUTE MAXIMUM RATING**

Symbol	Parameter	Rating	Unit
TA	Ambient Temperature	0 to 70	°C
TSTG	Storage Temperature	-55 to 150	°C
VIN, VOUT	Voltage on Any Pin relative to Vss	-0.5 to 4.6	V
VCC	Voltage on VCC relative to Vss	-0.5 to 4.6	V
IOS	Short Circuit Output Current	50	mA
PD	Power Dissipation	1	W
TSOLDER	Soldering Temperature · Time	260 · 10	°C · sec

Note : Operation at or above Absolute Maximum Ratings can adversely affect device reliability

**RECOMMENDED DC OPERATING CONDITIONS**

(TA = 0°C to 70°C)

Symbol	Parameter	Min	Typ	Max	UNIT
VCC	Power Supply Voltage	3.0	3.3	3.6	V
VIH	Input High Voltage	2.0	-	Vcc+0.3	V
VIL	Input Low Voltage	-0.3	-	0.8	V

Note : All voltages are referenced to Vss.

**DC OPERATING CHARACTERISTIC**

Symbol	Parameter	Test condition	Min	Max	Unit
ILI	Input Leakage Current (Any input)	Vss ≤ VIN ≤ VCC + 0.3 All other pins not under test = Vss	-10	10	μA
ILO	Output Leakage Current (Any input)	Vss ≤ VOUT ≤ VCC /RAS & /CAS at VIH	-10	10	μA
VOL	Output Low Voltage	IOL = 2.0mA	-	0.4	V
VOH	Output High Voltage	IOH = -2.0mA	2.4	-	V

## DC CHARACTERISTICS

(TA = 0°C to 70°C, VCC = 3.3V ± 0.3V, VSS = 0V, unless otherwise noted.)

Symbol	Parameter	Test condition	Speed	Max. Current		Unit
				1K Ref	4K Ref	
Icc1	Operating Current	/RAS, /CAS Cycling tRC = tRC(min.)	60	140	100	mA
			70	130	90	
			80	120	80	
Icc2	LVTTL Standby Current	/RAS, /CAS ≥ VIH Other inputs ≥ VSS	SL-part	1 1	1 1	mA
Icc3	/RAS-only Refresh Current	/RAS Cycling, /CAS = VIH tRC = tRC(min.)	60	140	100	mA
			70	130	90	
			80	120	80	
Icc4	Fast Page mode Current	/CAS Cycling, /RAS = VIL tPC = tPC(min.)	60	110	100	mA
			70	100	90	
			80	90	80	
Icc5	CMOS Standby Current	/RAS = /CAS ≥ VCC - 0.2V	SL-part	500 200	500 200	μA μA
Icc6	/CAS-before-/RAS Refresh Current	/RAS & /CAS = 0.2V tRC = tRC(min.)	60	140	100	mA
			70	130	90	
			80	120	80	
Icc7	Battery Back-up Current (SL-part)	tRC=250μs (1K Ref), 62.5μs (4K Ref) /CAS = CBR Cycling or 0.2V /OE & /WE = VCC - 0.2V Address = VCC-0.2V or 0.2V DQ0-DQ15 = VCC-0.2, 0.2V or Open	tRAS ≤ 300ns	350	350	μA
			tRAS ≤ 1μs	450	450	
Icc8	Self Refresh Current (SL-part)	/RAS & /CAS = 0.2V Other pins are same as Icc7		350	350	μA

## Note

- Icc1, Icc3, Icc4 and Icc6 depend on output loading and cycle rates(tRC and tPC).
- Specified values are obtained with output unloaded.
- Icc is specified as an average current. In Icc1, Icc3, Icc6, address can be changed only once while /RAS=VIL. In Icc4, address can be changed maximum once while /CAS=VIH within one Fast Page mode cycle time tPC.

## AC CHARACTERISTICS

(TA = 0 °C to 70 °C, VCC = 3.3V ± 0.3V, VSS = 0V, unless otherwise noted.)

Symbol	Parameter	60ns		70ns		80ns		Unit	Notes
		Min	Max	Min	Max	Min	Max		
tRC	Random read or write cycle time	110	-	130	-	150	-	ns	
tRWC	Read-modify-write cycle time	155	-	170	-	200	-	ns	
tPC	Fast Page mode cycle time	40	-	45	-	50	-	ns	
tPRWC	Fast Page mode read-modify-write cycle time	80	-	95	-	105	-	ns	
tRAC	Access time from /RAS	-	60	-	70	-	80	ns	4,5,6
tCAC	Access time from /CAS	-	15	-	20	-	20	ns	4,5
tAA	Access time from column address	-	30	-	35	-	40	ns	4,6
tCPA	Access time from column precharge	-	35	-	40	-	40	ns	4
tCLZ	/CAS to output low impedance	0	-	0	-	0	-	ns	4
tOFF	Output buffer turn-off delay from /CAS	0	15	0	15	0	15	ns	7
tT	Transition time(rise and fall)	3	50	3	50	3	50	ns	2
tRP	/RAS precharge time	40	-	50	-	60	-	ns	
tRAS	/RAS pulse width	60	10K	70	10K	80	10K	ns	
tRASp	/RAS pulse width(Fast Page mode)	60	100K	70	100K	80	100K	ns	
tRSH	/RAS hold time	15	-	20	-	20	-	ns	
tCSH	/CAS hold time	60	-	70	-	80	-	ns	
tCAS	/CAS pulse width	15	10K	15	10K	20	10K	ns	
tRCD	/RAS to /CAS delay time	20	45	20	50	20	60	ns	5
tRAD	/RAS to column address delay time	15	30	15	35	15	40	ns	6
tCRP	/CAS to /RAS precharge time	5	-	5	-	5	-	ns	
tCP	/CAS precharge time	10	-	10	-	10	-	ns	
tASR	Row address set-up time	0	-	0	-	0	-	ns	
tRAH	Row address hold time	10	-	10	-	10	-	ns	
tASC	Column address set-up time	0	-	0	-	0	-	ns	
tCAH	Column address hold time	15	-	15	-	15	-	ns	
tRAL	Column address to /RAS lead time	30	-	35	-	40	-	ns	
tRCS	Read command set-up time	0	-	0	-	0	-	ns	
tRCH	Read command hold time referenced to /CAS	0	-	0	-	0	-	ns	8
tRRH	Read command hold time referenced to /RAS	0	-	0	-	0	-	ns	8
tWCH	Write command hold time	15	-	15	-	15	-	ns	
tWP	Write command pulse width	10	-	10	-	10	-	ns	
tRWL	Write command to /RAS lead time	20	-	20	-	20	-	ns	
tCWL	Write command to /CAS lead time	20	-	20	-	20	-	ns	14

## AC CHARACTERISTICS

Continued

Symbol	Parameter	60ns		70ns		80ns		Unit	Note
		Min	Max	Min	Max	Min	Max		
tDS	Data-in set-up time	0	-	0	-	0	-	ns	9
tDH	Data-in hold time	15	-	15	-	15	-	ns	9
tREF	Refresh period(1024 cycles)	-	16	-	16	-	16	ms	
	Refresh period(4096 cycles)	-	64	-	64	-	64	ms	
	Refresh period(SL-part)	-	256	-	256	-	256	ms	
twCS	Write command set-up time	0	-	0	-	0	-	ns	10
tcWD	/CAS to /WE delay time	45	-	50	-	50	-	ns	10,13
trWD	/RAS to /WE delay time	85	-	95	-	105	-	ns	10
tAWD	Column address to /WE delay time	55	-	60	-	65	-	ns	10
tCSR	/CAS set-up time(CBR cycle)	5	-	5	-	5	-	ns	15
tCHR	/CAS hold time(CBR cycle)	10	-	10	-	10	-	ns	16
trPC	/RAS to /CAS precharge time	5	-	5	-	5	-	ns	9
tcPT	/CAS precharge time(CBR counter test)	30	-	35	-	40	-	ns	12
tROH	/RAS hold time referenced to /OE	10	-	10	-	10	-	ns	
toEA	/OE access time	-	15	-	20	-	20	ns	
toED	/OE to data delay time	15	-	20	-	20	-	ns	
toEZ	Output buffer turn-off delay time from /OE	0	15	0	15	0	15	ns	7
toEH	/OE command hold time	15	-	20	-	20	-	ns	
tcPWD	/WE delay time from /CAS precharge	55	-	65	-	75	-	ns	10
trHCP	/RAS hold time from /CAS precharge	40	-	40	-	50	-	ns	
tWRP	/WE to /RAS precharge time(CBR cycle)	10	-	10	-	10	-	ns	
tWRH	/WE to /RAS hold time(CBR cycle)	10	-	10	-	10	-	ns	
trASS	/RAS pulse width(self refresh)	100K	-	100K	-	100K	-	ns	
trPS	/RAS Precharge Time (Self refresh)	110	-	130	-	150	-	ns	
tcHS	/CAS Hold Time (Self refresh)	-50	-	-50	-	-50	-	ns	

## NOTE

1. An initial pause of 200 $\mu$ s is required after power-up followed by 8 /RAS only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CBR refresh cycles instead of 8 /RAS-only refresh cycles are required.
2. VIH(min.) and VIL(max.) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min.) and VIL(max.)
3. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $T_A=0$  to  $70^\circ\text{C}$ ) is assured.
4. Measured at  $V_{OH}=2.0\text{V}$  and  $V_{OL}=0.8\text{V}$  with a load equivalent to 1TTL loads and 100pF.
5. Operation within the  $t_{RCD(max)}$  limit ensures that  $t_{RAC(max)}$  can be met.  $t_{RCD(max)}$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD(max)}$  limit, then access time is controlled by  $t_{CAC}$ .
6. Operation within the  $t_{RAD(max)}$  limit ensures that  $t_{RAC(max)}$  can be met.  $t_{RAD(max)}$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD(max)}$  limit, then access time is controlled by  $t_{AA}$ .
7.  $t_{OFF}$  and  $t_{OEZ}$  define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
8. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
9. These parameters are referenced to /LCAS or /UCAS leading edge in early write cycles and to /WE leading edge in read-modify-write cycles.
10.  $t_{WCS}$ ,  $t_{RWd}$ ,  $t_{CWD}$ ,  $t_{AWd}$  and  $t_{CPWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS(min)}$ , the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle. If  $t_{RWd} \geq t_{RWd(min)}$ ,  $t_{CWD} \geq t_{CWD(min)}$ ,  $t_{AWd} \geq t_{AWd(min)}$ , and  $t_{CPWD} \geq t_{CPWD(min)}$ , the cycle is a read-modify-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
11.  $t_{ASC}$ ,  $t_{CAH}$  are referenced to the earlier /CAS falling edge.
12.  $t_{CP}$  and  $t_{CPT}$  are measured when both /LCAS and /UCAS are high state.
13.  $t_{CWD}$  is referenced to the later /CAS falling edge at word read-modify-write cycle.
14.  $t_{CWL}$  must be satisfied by both /LCAS and /UCAS for 16-bit access cycles.
15.  $t_{CSR}$  is referenced to the earlier /CAS falling before /RAS transition low.
16.  $t_{CHR}$  is referenced to the later /CAS rising high after /RAS transition low.
17.  $t_{DS}$ ,  $t_{DH}$  is independently specified for lower byte DQ(0-7), upper byte DQ(8-15).

## CAPACITANCE

( $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$ ,  $V_{SS} = 0\text{V}$  and  $f=1\text{MHz}$ , unless otherwise noted.)

Symbol	Parameter	Typ.	Max	Unit
$C_{IN1}$	Input Capacitance (A0-A11)	-	5	pF
$C_{IN2}$	Input Capacitance (/RAS, /LCAS, /UCAS, /WE, /OE)	-	7	pF
$C_{DQ}$	Data Input / Output Capacitance (DQ0-DQ15)	-	7	pF