

STK10C48 CMOS nvSRAM High Performance 2K x 8 Nonvolatile Static RAM

FEATURES


- · 30, 35 and 45ns Access Times
- 15, 20 and 25ns Output Enable Access
- Unlimited Read and Write to SRAM
- · Hardware STORE Initiation
- Automatic STORE Timing
- 100,000 STORE cycles to EEPROM
- 10 year data retention in EEPROM
- Automatic RECALL on Power Up
- Hardware RECALL Initiation
- Unlimited RECALL cycles from EEPROM
- Single 5V±10% Operation
- Commercial and Industrial Temperatures
- Available in multiple standard packages

DESCRIPTION

The Simtek STK10C48 is a fast static RAM (30, 35, 45ns), with a nonvolatile electrically-erasable PROM (EEPROM) element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent nonvolatile data resides in EEPROM. Data may easily be transferred from the SRAM to the EEPROM (STORE), or from the EEPROM to the SRAM (RECALL) using the NE pin. It combines the high performance and ease of use of a fast SRAM with nonvolatile data integrity.

The STK10C48 features the industry standard pinout for nonvolatile RAMs in a 28-pin 300 mil plastic DIP, 28-pin 600 mil plastic DIP, and 28-pin SOIC package.





PIN CONFIGURATIONS



PIN NAMES

A ₀ - A ₁₀	Address inputs
W	Write Enable
DQ ₀ - DQ ₇	Data In/Out
E	Chip Enable
G	Output Enable
NE	Nonvolatile Enable
V _{CC}	Power (+5V)
V _{SS}	Ground

ABSOLUTE MAXIMUM RATINGS^a

Voltage on typical input relative to V _{SS}	0.6V to 7.0V
Voltage on DQ ₀₋₇ and G	0.5V to (V _{CC} +0.5V)
Temperature under bias	
Storage temperature	65°C to 150°C
Power dissipation	1W
DC output current	15mA
(One output at a time, one second duration	n)

Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC CHARACTERISTICS

 $(V_{CC} = 5.0V \pm 10\%)$

		СОММ	ERCIAL	INDUSTRIAL			
SYMBOL	PARAMETER	MIN	MAX	MEN	MAX	UNITS	NOTES
cc, b	Average V _{CC} Current		85		90	mA	t _{AVAV} = 30ns
			80		85	mA	t _{AVAV} = 35ns
1			75		80	mA	t _{AVAV} = 45ns
CC2 0	Average V _{CC} Current		50		50	mA	All inputs at $V_{iN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$
- 1	during STORE cycle						Ē≥ (V _{CC} - 0.2V)
l _{SB1} °	Average V _{CC} Current		27		30	mA	t _{AVAV} = 30ns
	(Standby, Cycling TTL Input Levels)		23		27	mA	t _{AVAV} = 35ns
:			20		23	mA	t _{AVAV} = 45ns
		-					E≥V _{IH} ; all others cycling
l _{SB2} ^c	Average V _{CC} Current		1		1	m A	E ≥ (V _{CC} - 0.2V)
-	(Standby, Stable CMOS Input Levels)	1					all others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$
lılık	input Leakage Current (Any input)		±1		±1	μA	V _{CC} = max
							V _{IN} = V _{SS} to V _{CC}
l _{OLK}	Off State Output Leakage Current		±5		±5	μА	V _{CC} = max
		1					V _{IN} = V _{SS} to V _{CC}
V _{IH}	Input Logic "1" Voltage	2.2	V _{CC} +.5	2.2	V _{CC} +.5	٧	All Inputs
V _{IL}	Input Logic "0" Voltage	V _{SS} 5	0.8	V _{SS} 5	0.B	V	All Inputs
V _{OH}	Output Logic "1" Voltage	2.4		2.4		ν	l _{out} ≠ −4mA
V _{OL}	Output Logic "0" Voltage	1	0.4		0.4	٧	I _{OUT} = 8mA
TA	Operating Temperature	0	70	-40	85	್	

Note b: I_{CC}, is dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded.

Note C: Bringing E > VIH will not produce standby current levels until any nonvolatile cycle in progress has timed out. See MODE SELECTION table.

Note d: ICC2 is the average current required for the duration of the store cycle (tSTORE) after the sequence (tWC) that initiates the cycle.

AC TEST CONDITIONS

Input Pulse Levels	to 3V
Input Rise and Fall Times	≤ 5ns
Input and Output Timing Reference Levels	. 1.5V
Output Load See Fig	jure 1

CAPACITANCE^e (T_A=25°C, f=1.0MHz)

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
CIN	Input Capacitance	7	pF	ΔV = 0 to 3V
C _{OUT}	Output Capacitance	7	pF	ΔV = 0 to 3V

Note e: These parameters are guaranteed but not tested.




Figure 1: AC Output Loading

8274887 0000789 926 |

READ CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)$

	SYMBO	LS		STK10	C48-30	STK10C48-35		STK10C48-45		Ī
NO.	#1, #2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
1	I _{ELOV}	1 _{ACS}	Chip Enable Access Time		30		35		45	ns
2	tavav ^g	t _{RC}	Read Cycle Time	30		35		45	•	ns
3	t _{AYQV} h	IAA	Address Access Time		30		35		45	ns
4	talav	t _{OE}	Output Enable to Data Valid		15		20		25	ns
5	t _{AXQX}	₹он	Output Hold After Address Change	5		5		5		ns
6	t _{ELOX}	¹LZ	Chip Enable to Output Active	5		5		5		ns
7	t _{EHQZ} i	t _{HZ}	Chip Disable to Output Inactive		15		17		20	ns
8	t _{GLOX}	toLZ	Output Enable to Output Active	0		0		0		пв
9	^t ghoz ⁱ	t _{OHZ}	Output Disable to Output Inactive		15		17		20	ns
10	[†] ELICCH [®]	t _{PA}	Chip Enable to Power Active	0		0		0		ns
11	tEHICCL ^{c,e}	tps	Chip Disable to Power Standby		30		35		45	ns
11A	[†] wнаv	t _{WR}	Write Recovery Time		35		45		55	ns

Note c: Bringing E high will not produce standby currents until any nonvolatile cycle in progress has timed out. See MODE SELECTION table.


Note e: Parameter guaranteed but not tested.

Note f: NE must be high during entire cycle.


Note g: For READ CYCLE #1 and #2, W and NE must be high for entire cycle.

Note h: Device is continuously selected with \overline{E} low and \overline{G} low. Note i: Measured \pm 200mV from steady state output voltage.

READ CYCLE #1 f,g,h



READ CYCLE #2 f,g



■ 8274887 0000790 648

WRITE CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)$

	SY	MBOLS			STK10	C48-30	STK10	C48-35	STK10	C48-45	J
NO.	#1	#2	Alt	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
12	TAVAV	tavav	twc	Write Cycle Time	45		45		45		ns
13	twwH	t _{WLEH}	t _{WP}	Write Pulse Width	35		35		35		ns
14	t _{ELWH}	t _{ELEH}	tcw	Chip Enable to End of Write	35		35		35		ns
15	t _{DVWH}	t _{DVEH}	t _{DW}	Data Set-up to End of Write	30		30		30		ns
16	^t whDx	t _{EHDX}	t _{DH}	Data Hold After End of Write	0		0		0		ns.
17	t _{AVWH}	tAVEH	t _{AW}	Address Set-up to End of Write	35		35		35		ns
18	¹ AVWL	tAVEL	t _{AS}	Address Set-up to Start of Write	0		0		0		ns
19	t _{WHAX}	t _{EHAX}	^t wr	Address Hold After End of Write	0		0		0		ns
20	tw.cozi,m		t _{wz}	Write Enable to Output Disable		35		35		35	ns
21	t _{whox}		tow	Output Active After End of Write	5		5		5		ns

Note f: NE must be high during entire cycle.

Note i: $\underline{\underline{\text{Measured}}} \pm 200 \text{mV}$ from steady state output voltage.

Note k: \overline{E} or \overline{W} must be high during address transitions.

Note m: If W is low when E goes low, the outputs remain in the high impedance state.

WRITE CYCLE #1: W CONTROLLED f,k 12 tavav **ADDRESS** 14 twhax. 1ELWH Ē 17 t_{AVWH} 13 ^tWLWH 15 16 tw.hbx ^tDVWH DATA IN DATA VALID 20 21 twHQX twLOZ HIGH IMPEDANCE DATA OUT PREVIOUS DATA ************** WRITE CYCLE #2: E CONTROLLED f,k 12 t_{AVAV} **ADDRESS** 14 t_{ELEH} 18 ¹AVEL TEHAX Ē 17 TAVEH 13 twLEH 15 tEHDX t_{DVEH} DATA IN DATA VALID HIGH IMPEDANCE DATA OUT 8274887 0000791 584 I

NONVOLATILE MEMORY OPERATION

MODE SELECTION

E	w	G	NE	MODE	POWER
Н	Х	X	Х	Not Selected	Standby
L	Н	L	н	Read RAM	Active
L	L	X	н	Write RAM	Active
L	Н	L	L	Nonvolatile RECALL ⁿ	Active
L	Ł	Н	L	Nonvolatile STORE	lcc ₂
L	L	L	L	No operation	Active
L	н	н	x		ĺ

STORE CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)$

		SYMBOLS					
NO.	#1	#2	Alt.	PARAMETER	MIN	MAX	UNITS
22	tw.coxP	t _{ELOXS}	t _{STORE}	STORE Cycle Time		10	me
23	₩ LNH ^q	[†] ELNHS	twc	STORE initiation Cycle Time	25		ns
24	^I GHNL			Output Disable Set-up to NE Fall	5		ns
25		^t GHEL		Output Disable Set-up to E Fall	5		ns
26	[†] NLWL	t _{NLEL}		NE Set-up	5		ns.
27	†ELWL			Chip Enable Set-up	5		ns
28		t _{WLEL}		Write Enable Set-up	5		ns


Note n: An automatic RECALL also takes place at power up, starting when V_{CC} exceeds 4.0V, and taking t_{RESTORE} from the time at which V_{CC} exceeds 4.5V. V_{CC} must not drop below 4.0V once it has exceeded it for the RECALL to function properly.

Note o: If E is low for any period of time in which W is high while G and NE are low, then a RECALL cycle may be initiated.

Note p: Measured with W and NE both returned high, and G returned low. Note that STORE cycles are Inhibited/aborted by V_{CC} < 4.0V (STORE Inhibit).

Note q: Once two has been satisfied by \overline{NE} , \overline{G} , \overline{W} and \overline{E} , the STORE cycle is completed automatically. Any of \overline{NE} , \overline{G} , \overline{W} or \overline{E} may be used to terminate the STORE initiation cycle.

STORE CYCLE #1: W CONTROLLED°



STORE CYCLE #2: E CONTROLLED°



RECALL CYCLES #1, #2 & #3

 $(V_{CC} = 5.0V \pm 10\%)$

		SYMBOLS			Ī		
NO.	#1	#2	#3	PARAMETER	MIN	MAX	UNITS
29	t _{NLOX} r	t _{ELOXR}	¹ GLOXR	RECALL Cycle Time		20	με
30	t _{NLNH} #	t _{ELNHR}	t _{GLNH}	RECALL Initiation Cycle Time	25		ns
31		t _{NLEL}	^t NLGL	NE Set-up	5		ns
32	¹ GLNL	[†] GLEL		Output Enable Set-up	5		กร
33	WHNL	t _{WHEL}	twHGLt	Write Enable Set-up	5		ns
34	t _{ELNL}		†ELGL	Chip Enable Set-up	5		ns
35	t _{NLQZ}			NE Fall to Outputs Inactive		25	ns
36	t _{RESTORE}			Power-up Recall Duration		550	με


Note r: Measured with W and NE both high, and G and E low.

Note s: Once t_{NLNH} has been satisfied by NE, G, W and E, the RECALL cycle is completed automatically. Any of NE, G or E may be used to terminate the


RECALL initiation cycle.

Note t: If W is low at any point in which both E and NE are low and G is high, then a STORE cycle will be initiated instead of a RECALL.


RECALL CYCLE #1: NE CONTROLLED°



RECALL CYCLE #2: E CONTROLLED°



RECALL CYCLE #3: G CONTROLLEDO,t



DEVICE OPERATION

The STK10C48 has two modes of operation: SRAM mode and nonvolatile mode, determined by the state of the $\overline{\text{NE}}$ pin. When in SRAM mode, the memory operates as a standard fast static RAM. While in nonvolatile mode, data is transferred in parallel from SRAM to EEPROM or from EEPROM to SRAM.

SRAM READ

The STK10C48 performs a READ cycle whenever \overline{E} and \overline{G} are LOW and \overline{NE} and \overline{W} are High. The address specified on pins A_{0-10} determines which of the 2048 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of t_{AVQV} (READ CYCLE #1). If the READ is initiated by \overline{E} or \overline{G} , the outputs will be valid at t_{ELQV} or at t_{GLQV} whichever is later (READ CYCLE #2). The data outputs will repeatedly respond to address changes within the t_{AVQV} access time without the need for transitions on any control input pins, and will remain valid until another address change or until \overline{E} or \overline{G} is brought HIGH or \overline{W} or \overline{NE} is brought LOW.

The STK10C48 is a high speed memory and therefore must have a high frequency bypass capacitor of approximately 0.1 μ F connected between DUT V_{CC} and V_{SS} using leads and traces that are as short as possible. As with all high speed CMOS ICs, normal careful routing of power, ground and signals will help prevent noise problems.

SRAM WRITE

A write cycle is performed whenever \overline{E} and \overline{W} are LOW and \overline{NE} is HIGH. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either \overline{E} or \overline{W} go HIGH at the end of the cycle. The data on pins DQ_{0-7} will be written into the memory if it is valid t_{DVWH} before the end of a \overline{W} controlled WRITE or t_{DVEH} before the end of an \overline{E} controlled WRITE.

It is recommended that \overline{G} be kept HIGH during the entire WRITE cycle to avoid data bus contention on common I/O lines. If \overline{G} is left LOW, internal circuitry will turn off the output buffers t_{WLOZ} after \overline{W} goes LOW.

NONVOLATILE STORE

A STORE cycle is performed when $\overline{\text{NE}}$, $\overline{\text{E}}$ and $\overline{\text{W}}$ are LOW and $\overline{\text{G}}$ is HIGH. While any sequence to achieve this state will initiate a STORE, only $\overline{\text{W}}$ initiation (STORE CYCLE #1) and $\overline{\text{E}}$ initiation (STORE CYCLE #2) are practical without risking an unintentional SRAMWRITE that would disturb SRAM data. During a STORE cycle, previous nonvolatile data is erased and the SRAM contents are then programmed into nonvolatile elements. Once a STORE cycle is initiated, further input and output is disabled and the DQ₀₋₇ pins are tri-stated until the cycle is completed.

If \vec{E} and \vec{G} are LOW and \vec{W} and \vec{NE} are HIGH at the end of the cycle, a READ will be performed and the outputs will go active, signaling the end of the *STORE*.

HARDWARE PROTECT

The STK10C48 offers two levels of protection to suppress inadvertent *STORE* cycles. If the control signals $(\bar{E}, \bar{G}, \overline{W}, \text{and } \overline{\text{NE}})$ remain in the *STORE* condition at the end of a *STORE* cycle, a second *STORE* cycle will *not* be started. The *STORE* (or *RECALL*) will be initiated only after a transition on any one of these signals to the required state. In addition to multi-trigger protection, the STK10C48 offers hardware protection through V_{CC} Sense. A *STORE* cycle will not be initiated, and one in progress will discontinue if V_{CC} goes below 4.0V. 4.0V is a typical, characterized value. The datasheet specifications are guaranteed only for $V_{CC} = 5.0V \pm 10\%$.

NONVOLATILE RECALL

A RECALL cycle is performed when \overline{E} , \overline{G} , and \overline{NE} are LOW and \overline{W} is HIGH. Like the STORE cycle, RECALL is initiated when the last of the four clock signals goes to the RECALL state. Once initiated, the RECALL cycle will take t_{NLQX} to complete, during which all inputs are ignored. When the RECALL completes, any READ or WRITE state on the input pins will take effect.

Internally, RECALL is a two step procedure. First, the SRAM data is cleared and second, the nonvolatile information is transferred into the SRAM cells. The

nonvolatile cells. The nonvolatile data can be recalled an unlimited number of times.

Like the STORE cycle, a transition must occur on any control pin to cause a recall, preventing inadvertent multi-triggering. On power-up, once V_{CC} exceeds the V_{CC} sense voltage of 4.0V, a RECALL cycle is automatically initiated. The voltage on the V_{CC} pin must not drop below 4.0V once it has risen above it in order for the

RECALL to operate properly. Due to this automatic *RECALL*, SRAM operation cannot commence until $t_{RESTORE}$ after V_{CC} exceeds 4.0V. 4.0V is a typical, characterized value.

If the STK10C48 is in a WRITE state at the end of power-up *RECALL*, the SRAM data will be corrupted. To help avoid this situation, a 10K Ohm resistor should be connected between W and system V_{CC}.

ORDERING INFORMATION

