

# M5M5256P, FP-10, -12, -15, -10L, -12L, -15L, -10LL, -12LL, -15LL

262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

## MITSUBISHI (MEMORY/ASIC)

### DESCRIPTION

This M5M5256P, FP is a 262,144-bit CMOS static RAM organized as 32,768-words by 8-bits which is fabricated using high-performance double polysilicon CMOS technology. The use of resistive load NMOS cells and CMOS periphery result in a high-density and low-power static RAM. It is ideal for the memory systems which require simple interface.


The stand-by current is low enough for a battery back-up application. It is mounted in a standard 28 pin package and configured in an industrial standard 32K x 8-bit pinout.

### FEATURES

Type	Access time (max)	Power supply current	
		Active (max)	Stand-by (max)
M5M5256P, FP-10	100ns		2 mA
M5M5256P, FP-12	120ns		
M5M5256P, FP-15	150ns		
M5M5256P, FP-10L	100ns	70mA	100 μA
M5M5256P, FP-12L	120ns		
M5M5256P, FP-15L	150ns		
M5M5256P, FP-10LL	100ns		20 μA
M5M5256P, FP-12LL	120ns		
M5M5256P, FP-15LL	150ns		

- Single +5V Power Supply
- No Clocks, No Refresh
- Data-Hold on +2V Power Supply
- Directly TTL Compatible: All Inputs and Outputs
- Three-State Outputs: OR-tie Capability
- Simple Memory Expansion by  $\bar{S}$
- $\bar{OE}$  Prevents Data Contention in the I/O Bus
- Common Data I/O

### PIN CONFIGURATION (TOP VIEW)

Outline 28P4 (P)  
28P2W (FP)


### Package

M5M5256P ..... 28 Pin 600 mil DIP  
M5M5256FP ... 28 Pin Small Outline package (SOP)

### APPLICATION

Small Capacity Memory Units.

### BLOCK DIAGRAM



# M5M5256P, FP-10,-12,-15,-10L,-12L,-15L, -10LL,-12LL,-15LL

**262144-BIT(32768-WORD BY 8-BIT) CMOS STATIC RAM**

## MITSUBISHI (MEMORY/ASIC)

### FUNCTION

The operation mode of the M5M5256P, FP is determined by a combination of the device control inputs  $\bar{S}$ ,  $\bar{W}$  and  $\bar{OE}$ . Each mode is summarized in the function table.

A write cycle is executed whenever the low level  $\bar{W}$  overlaps with the low level  $\bar{S}$ . The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of  $\bar{W}$ ,  $\bar{S}$ , whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable  $\bar{OE}$  directly controls the output stage. Setting the  $\bar{OE}$  at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.

A read cycle is executed by setting  $\bar{W}$  at a high level and  $\bar{OE}$  at a low level while  $\bar{S}$  are in an active state.

When setting  $\bar{S}$  at a high level, the chip is in a non-

selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by  $\bar{S}$ . The power supply current is reduced as low as the stand-by current which is specified as  $I_{CC3}$  or  $I_{CC4}$ , and the memory data can be held +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

### FUNCTION TABLE

$\bar{S}$	$\bar{W}$	$\bar{OE}$	Mode	DQ	$I_{CC}$
H	X	X	Non selection	High-impedance	Standby
L	L	X	Write	$D_{IN}$	Active
L	H	L	Read	$D_{OUT}$	Active
L	H	H		High-impedance	Active

### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage	With respect to GND	-0.3~7	V
V <sub>I</sub>	Input voltage		-0.3~V <sub>CC</sub> +0.3	V
V <sub>O</sub>	Output voltage		0~V <sub>CC</sub>	V
P <sub>D</sub>	Power dissipation	T <sub>a</sub> =25°C	700	mW
T <sub>OPR</sub>	Operating temperature		0~70	°C
T <sub>STG</sub>	Storage temperature		-65~150	°C

### RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub>=0~70°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	V
GND	Supply voltage		0		V
V <sub>IL</sub>	low input voltage	-0.3		0.8	V
V <sub>IH</sub>	high input voltage	2.2		V <sub>CC</sub> +0.3	V

**M5M5256P, FP-10,-12,-15,-10L,-12L,-15L,  
-10LL,-12LL,-15LL****262144-BIT(32768-WORD BY 8-BIT) CMOS STATIC RAM****MITSUBISHI (MEMORY/ASIC)****ELECTRICAL CHARACTERISTICS** ( $T_a = 0\text{--}70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{IH}$	High input voltage		2.2		$V_{CC} + 0.3$	V
$V_{IL}$	Low input voltage		-0.3		0.8	V
$V_{OH}$	High output voltage	$I_{OH} = -1\text{mA}$	2.4			V
$V_{OL}$	Low output voltage	$I_{OL} = 2\text{ mA}$			0.4	V
$I_I$	Input current	$V_I = 0 \sim V_{CC}$			$\pm 1$	$\mu\text{A}$
$I_{OZH}$	High level output current in off-state	$S = V_{IH}$ or $\bar{OE} = V_{IH}$			1	$\mu\text{A}$
$I_{OZL}$	Low level output current in off-state	$V_{I/O} = 0 \sim V_{CC}$			-1	$\mu\text{A}$
$I_{CC1}$	Active supply current (AC, MOS level)	$S < 0.2$ , $W > V_{CC} - 0.3$ Output open Other input $< 0.2$ or $> V_{CC} - 0.3$ Min. cycle		30	65	mA
$I_{CC2}$	Active supply current (AC, TTL level)	$S = V_{IL}$ , $W = V_{IH}$ Output open Other input $= V_{IL}$ or $V_{IH}$ Min. cycle		35	70	mA
$I_{CC3}$	Stand by supply current	$S \geq V_{CC} - 0.2\text{V}$ Other inputs $= 0 \sim V_{CC}$	P, FP P, FP-L P, FP-LL		2 100 20	$\mu\text{A}$
$I_{CC4}$	Stand by supply current	$S = V_{IH}$ , Other inputs $= 0 \sim V_{CC}$			3	mA
$C_I$	Input capacitance ( $T_a = 25^\circ\text{C}$ )	$V_I = \text{GND}$ , $V_i = 25\text{mVrms}$ , $f = 1\text{MHz}$			6	pF
$C_O$	Output capacitance ( $T_a = 25^\circ\text{C}$ )	$V_O = \text{GND}$ , $V_o = 25\text{mVrms}$ , $f = 1\text{MHz}$			8	pF

Note 1 Direction for current flowing into IC is indicated as positive (no mark)

2 Typical value is  $V_{CC} = 5\text{V}$ ,  $T_a = 25^\circ\text{C}$

**M5M5256P, FP-10,-12,-15,-10L,-12L,-15L,  
-10LL,-12LL,-15LL**

**262144-BIT(32768-WORD BY 8-BIT)CMOS STATIC RAM**

**MITSUBISHI (MEMORY/ASIC)**

**SWITCHING CHARACTERISTICS** ( $T_a = 0 \sim 70^\circ C$ ,  $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)

**Read cycle**

Symbol	Parameter	Limits								Unit		
		M5M5256-10 M5M5256-10L M5M5256-10LL			M5M5256-12 M5M5256-12L M5M5256-12LL			M5M5256-15 M5M5256-15L M5M5256-15LL				
		Min	Typ	Max	Min	Typ	Max	Min	Typ			
$t_{CR}$	Read cycle time	100			120			150		ns		
$t_A(A)$	Address access time			100			120		150	ns		
$t_A(S)$	Chip select access time			100			120		150	ns		
$t_{OE}$	Output enable access time			50			60		75	ns		
$t_{DIS}(S)$	Output disable time after $\bar{S}$ high			35			40		45	ns		
$t_{DIS}(OE)$	Output disable time after $\bar{OE}$ high			35			40		45	ns		
$t_{EN}(S)$	Output enable time after $\bar{S}$ low	10			10			10		ns		
$t_{EN}(OE)$	Output enable time after $\bar{OE}$ low	10			10			10		ns		
$t_V(A)$	Data valid time after address change	20			20			20		ns		

**TIMING REQUIREMENTS** ( $T_a = 0 \sim 70^\circ C$ ,  $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)

**Write cycle**



Symbol	Parameter	Limits								Unit		
		M5M5256-10 M5M5256-10L M5M5256-10LL			M5M5256-12 M5M5256-12L M5M5256-12LL			M5M5256-15 M5M5256-15L M5M5256-15LL				
		Min	Typ	Max	Min	Typ	Max	Min	Typ			
$t_{CW}$	Write cycle time	100			120			150		ns		
$t_W(W)$	Write pulse width	60			70			80		ns		
$t_{SU}(A)$	Address set up time	0			0			0		ns		
$t_{SU}(A-W)$	Address set up time with respect to $\bar{W}$ high	80			85			90		ns		
$t_{SU}(S)$	Chip select set up time	80			85			90		ns		
$t_{SU}(D)$	Data set up time	35			40			50		ns		
$t_h(D)$	Data hold time	0			0			0		ns		
$t_{REC}(W)$	Write recovery time	0			0			0		ns		
$t_{DIS}(W)$	Output disable time after $\bar{W}$ low			35			40		45	ns		
$t_{DIS}(OE)$	Output disable time after $\bar{OE}$ high			35			40		45	ns		
$t_{EN}(W)$	Output enable time after $\bar{W}$ high	10			10			10		ns		
$t_{EN}(OE)$	Output enable time after $\bar{OE}$ low	10			10			10		ns		


**M5M5256P, FP-10,-12,-15,-10L,-12L,-15L,  
-10LL,-12LL,-15LL**

MITSUBISHI (MEMORY/ASIC)

**262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM****TIMING DIAGRAM**

Read cycle

**Write cycle ( $\overline{W}$  control)**

**M5M5256P, FP-10,-12,-15,-10L,-12L,-15L,  
-10LL,-12LL,-15LL****262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM****MITSUBISHI (MEMORY/ASIC)****Write cycle ( $\bar{S}$  control)**

Note 3: Test condition

Input pulse level: 0.6~2.4V

Input pulse rise, fall time: 10ns

Load: 1 TTL, C<sub>L</sub> = 100pF

Conditions of assessment: 1.5V

4: Hatching indicates the state is don't care.

5: Writing is executed in overlap of  $\bar{S}$  and  $\bar{W}$  low.6: If  $\bar{W}$  goes low simultaneously with or prior to  $\bar{S}$ , the output remains in the high-impedance state.

7: Don't apply inverted phase signal externally when DQ pin is in output mode.

**POWER DOWN CHARACTERISTICS**ELECTRICAL CHARACTERISTICS ( $T_a = 0 \sim 70^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>CC(PD)</sub>	Power down supply voltage			2		V
V <sub>I</sub> ( $\bar{S}$ )	Chip select input $\bar{S}$	2.2V ≤ V <sub>CC(PD)</sub>	2.2			V
		2V ≤ V <sub>CC(PD)</sub> ≤ 2.2V			V <sub>CC(PD)</sub>	
I <sub>CC(PD)</sub>	Power down supply current	V <sub>CC</sub> =3V, Other inputs =3V	P, FP		2	mA
			P, FP-L		50	μA
			P, FP-LL		10*	μA

\* : I<sub>CC(PD)</sub> = 1 μA at T<sub>a</sub> = 25°CTIMING REQUIREMENTS ( $T_a = 0 \sim 70^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>su(PD)</sub>	Power down setup time		0			ns
t <sub>rec(PD)</sub>	Power down recovery time			t <sub>CR</sub>		ns

**POWER DOWN CHARACTERISTICS**