



MOTOROLA


Military 54LS109A

Dual J-K Flip-Flop With Clear and Preset

ELECTRICALLY TESTED PER:
MIL-M-38510/30109

The 54LS109A consists of two high-speed completely independent transition clocked J-K flip-flops. The clocking operation is independent of the rise and fall times of the clock waveform. The J-K design allows operation as a D flip-flop by simply connecting the J and \bar{K} pins together.

LOGIC DIAGRAM (one half shown)



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

*Both outputs will be HIGH while both S_D and C_D are LOW, but the output states are unpredictable if S_D and C_D go HIGH simultaneously.



AVAILABLE AS:

- 1) JAN: JM38510/30109BXA
- 2) SMD: *
- 3) 883C: 54LS109A/BXAJC

X = CASE OUTLINE AS FOLLOWS:

PACKAGE: CERDIP: E
CERFLAT: F
LCC: 2

*Call Factory for latest update

PIN ASSIGNMENTS


FUNCTION	DIL	FLATS	LCC	BURN-IN (CONDITION A)
CLR ₁	1	1	2	GND
J ₁	2	2	3	V _{CC}
\bar{K}_1	3	3	4	V _{CC}
CLK ₁	4	4	5	GND
PR ₁	5	5	7	GND
Q ₁	6	6	8	V _{CC}
\bar{Q}_1	7	7	9	V _{CC}
GND	8	8	10	GND
\bar{Q}_2	9	9	12	V _{CC}
Q ₂	10	10	13	V _{CC}
PR ₂	11	11	14	GND
CLK ₂	12	12	15	GND
\bar{K}_2	13	13	17	V _{CC}
J ₂	14	14	18	V _{CC}
CLR ₂	15	15	19	GND
V _{CC}	16	16	20	V _{CC}

BURN-IN CONDITIONS:


V_{CC} = 5.0 V MIN/6.0 V MAX

54LS109A

AC TEST CIRCUIT



WAVEFORMS



6

NOTES:

- Clear or preset inputs dominate regardless of the state of clock J-K inputs.
- Clear or preset input pulse characteristics: $V_{gen} = 3.0 \text{ V}$, $t_f \leq 15 \text{ ns}$, $t_r \leq 6.0 \text{ ns}$, PRR $\leq 1.0 \text{ MHz}$, t_p (clear) = t_p (preset) = 30 ns, $Z_{out} = 50 \Omega$.
- $C_L = 50 \text{ pF} \pm 10\%$ (including jig and probe capacitance).
- $R_L = 2.0 \text{ k}\Omega \pm 5.0\%$.
- All diodes are 1N3064, or equivalent.
- When testing clear to output switching, preset shall have a logical "1" voltage applied. When testing preset to output switching, clear input shall have a logical "1" voltage applied (see table 1).
- Clock input pulse characteristics: t_p (clock) $\geq 25 \text{ ns}$, $V_{gen} = 3.0 \text{ V}$, PRR $\leq 1.0 \text{ MHz}$.

54LS109A

MODE SELECT — TRUTH TABLE						
Operating Mode	Inputs			Outputs		
	\bar{S}_D	\bar{C}_D	J	K	Q	\bar{Q}
Set	L	H	X	X	H	L
Reset (Clear)	H	L	X	X	L	H
*Undetermined	L	L	X	X	H	H
Toggle	H	H	h	I	\bar{q}	q
Load "0" (Reset)	H	H	I	I	L	H
Load "1" (Set)	H	H	h	h	H	L
Hold	H	H	I	h	q	\bar{q}


H, h = HIGH Voltage Level

L, I = LOW Voltage Level


X = Don't Care

I, h (q) = Lower case letters indicate the state of referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.


CONNECTION DIAGRAM



LOGIC SYMBOL




AC TEST CIRCUIT



Synchronous Switching Test Circuit

WAVEFORMS



NOTES:

1. Clock input characteristics for t_{PLH} , t_{PHL} (clock to output): $V_{gen} = 3.0$ V, $t_f \leq 15$ ns, t_p (clock) = 25 ns and PRR ≤ 1.0 MHz. When testing f_{MAX} the clock input characteristics are: $V_{gen} = 3.0$ V, $t_f = t_p \leq 6.0$ ns, t_p (clock) ≤ 25 ns and PRR = (see table 1).

2. All diodes are 1N3064, or equivalent.

3. $C_L = 50 \mu F \pm 10\%$ (including jig and probe capacitance).


4. $R_L = 2.0 k\Omega \pm 5.0\%$.

54LS109A

6

Symbol	Parameter	Limits						Units	Test Condition (Unless Otherwise Specified)			
Static Parameters:	+ 25°C		+ 125°C		- 55°C							
	Subgroup 1		Subgroup 2		Subgroup 3							
	Min	Max	Min	Max	Min	Max						
V _{OH}	Logical "1" Output Voltage	2.5		2.5		2.5		V	V _{CC} = 4.5 V, I _{OH} = - 0.4 mA, V _{IN} = 2.0 V, V _{IL} = 0.7 V.			
V _{OL}	Logical "0" Output Voltage		0.4		0.4		0.4	V	V _{CC} = 4.5 V, I _{OL} = 4.0 mA, V _{IH} = 2.0 V, V _{IL} = 0.7 V.			
V _{IC}	Input Clamping Voltage		- 1.5					V	V _{CC} = 4.5 V, I _{IN} = - 18 mA, other inputs are open.			
I _{IH}	Logical "1" Input Current (J & K inputs)		20		20		20	μA	V _{CC} = 5.5 V, V _{IH} = 2.7 V, other input = 4.5 V, CLR = GND.			
I _{IHH}	Logical "1" Input Current (J & K inputs)		100		100		100	μA	V _{CC} = 5.5 V, V _{IHH} = 5.5 V, CLK = 4.5 V, other inputs = 0 V.			
I _{IH}	Logical "1" Input Current (CLK & PR)		40		40		40	μA	V _{CC} = 5.5 V, V _{IH} = 2.7 V, other inputs = 4.5 V, CLR & PR = GND.			
I _{IHH}	Logical "1" Input Current (CLK & PR)		200		200		200	μA	V _{CC} = 5.5 V, V _{IHH} = 5.5 V, other inputs = 4.5 V, CLK = GND.			
I _{IL}	Logical "1" Input Current (CLR inputs)		80		80		80	μA	V _{CC} = 5.5 V, V _{IL} = 2.7 V, CLK = GND, other inputs = 4.5 V.			
I _{IHH}	Logical "1" Input Current (CLR inputs)		400		400		400	μA	V _{CC} = 5.5 V, V _{IHH} = 5.5 V, CLK = GND, other inputs = 4.5 V.			
I _{IL}	Logical "0" Input Current (J & K inputs)	- 0.135	- 0.37	- 0.135	- 0.37	- 0.135	- 0.37	mA	V _{CC} = 5.5 V, V _{IL} = 0.4 V, PR & K = 4.5 V, CLK = (See Note 2).			
I _{IL} PR	Logical "0" Input Current (CLK & PR)	- 0.12	- 0.36	- 0.12	- 0.36	- 0.12	- 0.36	mA	V _{CC} = 5.5 V, V _{IL} = 0.4 V, J & K = 4.5 V, CLK & CLR = 4.5 V.			
		- 0.28	- 0.76	- 0.28	- 0.76	- 0.28	- 0.76					
I _{IL}	Logical "0" Input Current (CLR inputs)	- 0.28	- 0.76	- 0.28	- 0.76	- 0.28	- 0.76	mA	V _{CC} = 5.5 V, V _{IL} = 0.4 V, CLK - J & K = 4.5 V, PR = 0 V.			
I _{OS}	Output Short Circuit Current	- 15	- 100	- 15	- 100	- 15	- 100	mA	V _{CC} = 5.5 V, V _{IN} = 4.5 V, CLK - CLR & J = GND, V _{OUT} = 0 V, other inputs are open.			
I _{CC}	Power Supply Current		8.0		8.0		8.0	mA	V _{CC} = 5.5 V, V _{IN} = 0 V or V _{IN} = 5.5 V, other inputs are open.			
V _{IH}	Logical "1" Input Voltage	2.0		2.0		2.0		V	V _{CC} = 4.5 V.			
V _{IL}	Logical "0" Input Voltage		0.7		0.7		0.7	V	V _{CC} = 4.5 V.			
	Functional Tests	Subgroup 7		Subgroup 8A		Subgroup 8B			per Truth Table with V _{CC} = 4.5 V, V _{INL} = 0.4 V, and V _{INH} = 2.5 V.			

NOTES:



2.5 V min/5.5 V max

2. = 2.5 V min/5.5 V max

54LS109A

Symbol	Parameter	Limits						Units	Test Condition (Unless Otherwise Specified)		
		+ 25°C		+ 125°C		- 55°C					
		Subgroup 9		Subgroup 10		Subgroup 11					
		Min	Max	Min	Max	Min	Max				
tPHL1 tPLH1	Propagation Delay /Data-Output Output High-Low	5.0	32 40	5.0	59 54	5.0	59 54	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 2.0 kΩ ± 5.0%. V _{CC} = 5.0 V, C _L = 15 pF, R _L = 2.0 kΩ ± 5.0%.		
tPLH1 tPLH1	Propagation Delay /Data-Output Output Low-High	5.0	20 25	5.0	39 34	5.0	39 34	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 2.0 kΩ ± 5.0%. V _{CC} = 5.0 V, C _L = 15 pF, R _L = 2.0 kΩ ± 5.0%.		
tPHL2	Propagation Delay /Data-Output Output High-Low	5.0	35	5.0	59	5.0	59	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 2.0 kΩ ± 5.0%.		
tPLH2	Propagation Delay /Data-Output Output Low-High	5.0	24	5.0	39	5.0	39	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 2.0 kΩ ± 5.0%.		
fMAX	Maximum Clock Frequency	20		20		20		MHz	V _{CC} = 5.0 V, V _{IN} = 2.7 V, C _L = 50 pF, R _L = 2.0 kΩ ± 5.0%.		
fMAX	Maximum Clock Frequency	25						MHz	V _{CC} = 5.0 V, C _L = 15 pF, R _L = 2.0 kΩ ± 5.0%.		

NOTES:

1. f_{MAX}, min. limit specified is the frequency of the input pulse. The output frequency shall be one-half of the input frequency.
2. Tests shall be performed in sequence, attributes data only.
3. The limits specified for C_L = 15 pF are guaranteed but not tested.