

8K x 8 Registered PROM

Features

- CMOS for optimum speed/power
- High speed (commercial and military)
 - 15 ns address set-up
 - 12 ns clock to output
- Low power
 - 660 mW (commercial)
 - -- 770 mW (military)
- On-chip edge-triggered registers
 - Ideal for pipelined microprogrammed systems
- EPROM technology
 - 100% programmable
 - --- Reprogrammable (7C265W)
- 5V $\pm 10\%$ V_{CC}, commercial and military
- Capable of withstanding >2001V static discharge
- Slim 28-pin, 300-mil plastic or hermetic DIP

Functional Description


The CY7C265 is a 8192 x 8 registered PROM. It is organized as 8,192 words by 8 bits wide, and has a pipeline output register. In addition, the device features a programmable initialize byte that may be loaded into the pipeline register with the initialize signal. The programmable initialize byte is the 8,193rd byte in the PROM and its value is programmed at the time of use.

Packaged in 28 pins, the PROM has 13 address signals (A₀ through A₁₂), 8 data out signals (O₀ through O₇), E/I (enable or initialize), and CLOCK.

CLOCK functions as a pipeline clock, loading the contents of the addressed memory location into the pipeline register on each rising edge. The data will appear on the outputs if they are enabled. One pin on the CY7C265 is programmed to perform either the enable or the initialize function.

If the asynchronous enable (\overline{E}) is being used, the outputs may be disabled at any time by switching the enable to a logic HIGH, and may be returned to the active state by switching the enable to a logic LOW.

If the synchronous enable (\overline{E}_s) is being used, the outputs will go to the OFF or high-impedance state upon the next positive clock edge after the synchronous enable input is switched to a HIGH level. If the synchronous enable pin is switched to a logic LOW, the subsequent positive clock edge will return the output to the active state. Following a positive clock edge, the address and synchronous enable inputs are free to change since no change in the output will occur until the next LOW-to-HIGH transition of the clock. This unique feature allows the CY7C265 decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs.





Functional Description (continued)

If the E/I pin is used for INIT (asynchronous), then the outputs are permanently enabled. The initialize function is useful during power-up and time-out sequences, and can facilitate implementation of other sophisticated functions such as a built-in "jump start" address. When activated, the initialize control input causes the contents of a user programmed 8193rd 8-bit word to be loaded into the on-chip register. Each bit is programmable and the initialize function can be used to load any desired combina-

tion of 1's and 0's into the register. In the unprogrammed state, activating INIT will generate a register clear (all outputs LOW). If all the bits of the initialize word are programmed to be a 1, activating INIT performs a register preset (all outputs HIGH).

Applying a LOW to the INIT input causes an immediate load of the programmed initialize word into the pipeline register and onto the outputs. The INIT LOW disables clock and must return HIGH to enable clock independent of all other inputs, including the clock.

Selection Guides

		7C265-15	7C265-25	7C265-40	7C265-50
Minimum Address Set-Up Time (ns)		15	25	40	50
Maximum Clock to Output (ns)		12	15	20	25
Maximum Operating Current (mA)	Com'l	120	120	100	80
	Mil	140	140		120

Maximum Ratings

not tested.)	-
Storage Temperature	65°C to +150°C
Ambient Temperature with	
Power Applied	55°C to +125°C
Supply Voltage to Ground Potential	$-0.5V$ to $+7.0V$
DC Voltage Applied to Outputs	
in High 7 State	0.5V to ±7.0V

(Above which the useful life may be impaired. For user guidelines,

(per MIL-STĎ-883, Method 3015)

Latch-Up Current >200 mA

Operating Range

Range	Ambient Temperature	v _{cc}
Commercial	0°C to +70°C	5V ±10%
Industrial ^[1]	-40°C to +85°C	5V ±10%
Military ^[2]	-55°C to +125°C	5V ±10%

Notes:

 Contact a Cypress representative for industrial temperature range specifications.

2. TA is the "instant on" case temperature.

Electrical Characteristics Over the Operating Range^[3]

		<u> </u>			5-15, 5	7C265-40		7C265-50			
Parameter	Description	Test Conditions	М	lin.	Max.	Min.	Max.	Min.	Max.	Unit	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -2.0 \text{ mA}$	2	2.4						V	
		$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$				2.4		2.4			
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$ Con	ı'l		0.4					V	
		$V_{CC} = Min., I_{OL} = 12.0 \text{ mA}$					0.4		0.4		
		$V_{CC} = Min., I_{OL} = 6.0 \text{ mA}$ Mil			0.4					1	
	l	$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$							0.4		
V_{IH}	Input HIGH Voltage	-	2	2.0		2.0		2.0		V	
V_{IL}	Input LOW Voltage				0.8		0.8		0,8	V	
I _{IX}	Input Load Current	$GND \le V_{IN} \le V_{CC}$	T -	-10	+10	-10	+10	-10	+10	μΑ	
I _{OZ}	Output Leakage Current	$\begin{aligned} &GND \leq V_{OUT} \leq V_{CC}, \\ &Output \ Disabled \end{aligned}$	-	-40	+40	-40	+40	-40	+40	μА	
I _{OS} [4]	Output Short Circuit Current	$V_{CC} = Max., V_{OUT} = GND$			90		90		90	mΑ	
I_{CC}	V _{CC} Operating Supply	$V_{CC} = Max., I_{OUT} = 0 \text{ mA}$ Con	n'l		120		100		80	mΑ	
	Current	Mil			140				120		
V _{PP}	Programming Supply Voltage	•	1	12	13	12	13	12	13	V	
Ipp	Programming Supply Current		1	$\neg \neg$	50	\Box	50		50	mA	



Electrical Characteristics Over the Operating Range[3](continued)

			7C265-15, 25		7C26	5-40	7C265-50		
Parameter	Description	Test Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Unit
V _{IHP}	Input HIGH Programming Voltage		3.0		3.0		3.0		V
V _{ILP}	Input LOW Programming Voltage			0.4		0.4		0.4	V

Capacitance[5]


Parameter Description		Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	10	pF

Notes:

- See the last page of this specification for Group A subgroup testing information.
- For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- See Introduction to CMOS PROMs in this Data Book for general information on testing.


AC Test Loads and Waveforms

Test Load for -15 through -25 speeds



THÉVENIN EQUIVALENT Equivalent to: $R_{TH} 200\Omega$ (250 Ω Mil) OUTPUT O-**~~~**O 2.0V

Test Load for -40 through -50 speeds




THÉVENIN EQUIVALENT Equivalent to: R_{TH} 100Ω **O** 2.0V OUTPUT O



Switching Characteristics Over the Operating Range[3, 5]

		7C26	5-15	7C265-25		7C265-40		7C265-50		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{AS}	Address Set-Up to Clock	15		25		40		50		ns
t _{HA}	Address Hold from Clock	0		0		Ö		0		ns
t _{CO}	Clock to Output Valid		12		15		20		25	ns
tPWC	Clock Pulse Width	12		15		15		20		ns
t _{SES}	E _S Set-Up to Clock (Sync. Enable Only)	12		15		15		15		ns
t _{HES}	Es Hold from Clock	5		5		5		5		ns
t _{DI}	INIT to Output Valid		15		18		25		35	ns
t _{RI}	INIT Recovery to Clock	12		15		20		25		ns
tpWI	INIT Pulse Width	12		15		25		35		ns
t _{COS}	Output Valid from Clock (Sync. Mode)		12		15		20		25	ns
tHZC	Output Inactive from Clock (Sync. Mode)		12		15		20		25	ns
t _{DOE}	Output Valid from E LOW (Async. Mode)		12		15		20		25	ns
t _{HZE}	Output Inactive from E HIGH (Async. Mode)		12		15		20		25	ns

Switching Waveform



C265-7



Erasure Characteristics

Wavelengths of light less than 4000 Å begin to erase the 7C265 in the windowed package. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.

The recommended dose of ultraviolet light for erasure is a wavelength of 2537 Å for a minimum dose (UV intensity • exposure time) of 25 Wsec/cm². For an ultraviolet lamp with a 12 mW/cm² power rating the exposure time would be approximately 45 minutes. The 7C265 needs to be within one inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high-intensity UV light for an extended period of time. 7258 Wsec/cm² is the recommended maximum dosage.

Programming Modes

The 7C265 offers a limited selection of programmed architectures. Programming these features should be done with a single 10-ms-wide pulse in place of the intelligent algorithm, mainly because these features are verified operationally, not with the VFY pin. Architecture programming is implemented by applying the supervoltage to two additional pins during programming. In programming the 7C265 architecture, V_{PP} is applied to pins 3, 9, and 22. The choice of a particular mode depends on the states of the other pins during programming, so it is important that the condi-

Bit Map Data

Programmer A	ddress (Hex.)	RAM Data
Decimal	Decimal Hex	
0	0	Data
.	•	
8191 8192 8193	1FFF 2000 2001	Data INIT Byte Control Byte

Control Byte

- 00 Asynchronous output enable (default condition)
- 01 Synchronous output enable
- 02 Asynchronous initialize

tion of the other pins be met as set forth in the mode table. The considerations that apply with respect to power-up and power-down during intelligent programming also apply during architecture programming. Once the supervoltages have been established and the correct logic states exist on the other device pins, programming may begin. Programming is accomplished by pulling PGM from HIGH to LOW and then back to HIGH with a pulse width equal to 10 ms.

Table 1. Mode Selection

		Pin Function						
	Read or Output Disable	A ₁₂	A ₁₁	$A_{10} - A_7$	A ₆	A ₅	A ₄ - A ₃	A ₂
Mode	Other	A ₁₂	A ₁₁	$A_{10} - A_7$	A ₆	A ₅	A4 - A3	A ₂
Asynchro	nous Enable Read	A ₁₂	A ₁₁	$A_{10} - A_7$	A ₆	A ₅	$A_4 - A_3$	A ₂
Synchronous Enable Read			A ₁₁	$A_{10} - A_7$	A ₆	A ₅	$A_4 - A_3$	A ₂
Asynchro	nous Initialization Read	A ₁₂	A ₁₁	$A_{10} - A_7$	A ₆	A ₅	$A_4 - A_3$	A ₂
Program	Memory	A ₁₂	A ₁₁	$A_{10} - A_7$	A ₆	A ₅	A ₄ - A ₃	A_2
Program	Verify	A ₁₂	A 11	$A_{10} - A_7$	A ₆	A ₅	$A_4 - A_3$	A ₂
Program	Inhibit	A ₁₂	A ₁₁	$A_{10} - A_7$	A ₆	A ₅	$A_4 - A_3$	A ₂
Program Synchronous Enable		V _{IHP}	V_{1HP}	$A_{10} - A_7$	V _{IHP}	V _{PP}	$A_4 - A_3$	V_{IHP}
Program	Initialize	V_{ILP}	V_{1HP}	$A_{10} - A_7$	V_{IHP}	V _{PP}	$A_4 - A_3$	VILP
Program	Initial Byte	A ₁₂	V _{ILP}	$A_{10} - A_7$	V _{IHP}	V _{PP}	$A_4 - A_3$	V_{ILP}

					Pin Fu	Pin Function							
	Read or Output Disable	A ₁	A ₀	GND	CLK	GND	Ē, Ī	O ₇ - O ₀					
Mode	Other	Aı	A ₀	PGM	CLK	VFY	V _{PP}	$D_7 - D_0$					
Asynchro	Asynchronous Enable Read		A ₀	GND	V _{IL}	GND	V _{II.}	$O_7 - O_0$					
Synchron	ous Enable Read	Ai	A ₀	GND	V_{II}/V_{IH}	GND	V_{IL}	$O_7 - O_0$					
Asynchro	Asynchronous Initialization Read			GND	V_{IL}	GND	V_{lL}	$O_7 - O_0$					
Program	Memory	A ₁	A_0	V _{ILP}	V _{ILP}	VIHP	V _{PP}	$D_7 - D_0$					
Program	Verify	A ₁	A_0	V_{IHP}	V _{ILP}	$V_{\rm ILP}$	V_{PP}	$O_7 - O_0$					
Program	Inhibit	Aı	A_0	V_{IHP}	V _{ILP}	V _{IHP}	V_{PP}	High Z					
Program Synchronous Enable		V _{PP}	V _{ILP}	V _{ILP}	$V_{\rm ILP}$	V _{IHP}	V_{PP}	$D_7 - D_0$					
Program	Initialize	V _{PP}	V_{1LP}	V _{ILP}	VILP	V_{IHP}	V_{PP}	$D_7 - D_0$					
Program	Initial Byte	V _{PP}	V_{IHP}	V _{ILP}	V_{ILP}	$V_{\rm IHP}$	V_{PP}	$D_7 - D_0$					







Figure 1. Programming Pinout

Programming Information

Programming support is available from Cypress as well as from a number of third-party software vendors. For detailed program-


ming information, including a listing of software packages, please see the PROM Programming Information located at the end of this section. Programming algorithms can be obtained from any Cypress representative.

Typical DC and AC Characteristics





Typical DC and AC Characteristics (continued)



Ordering Information[6]

Speed (ns)	I _{CC} (mA)	Ordering Code	Package Name	Package Type	Operating Range
15	120	CY7C265-15JC	J64	28-Lead Plastic Leaded Chip Carrier	Commercial
		CY7C265-15PC	P21	28-Lead (300-Mil) Molded DIP	1
		CY7C265-15WC	W22	28-Lead (300-Mil) Windowed CerDIP	1
	140	CY7C265-15DMB	D22	28-Lead (300-Mil) CerDIP	Military
		CY7C265-15LMB	L64	28-Square Leadless Chip Carrier	
		CY7C265-15QMB	Q64	28-Pin Windowed Leadless Chip Carrier]
		CY7C265-15WMB	W22	28-Lead (300-Mil) Windowed CerDIP]
25	120	CY7C265-25JC	J64	28-Lead Plastic Leaded Chip Carrier	Commercial
		CY7C265-25PC	P21	28-Lead (300-Mil) Molded DIP	
		CY7C265-25WC	W22	28-Lead (300-Mil) Windowed CerDIP	
	140	CY7C265-25DMB	D22	28-Lead (300-Mil) CerDIP	Military
		CY7C265-25LMB	L64	28-Square Leadless Chip Carrier	
		CY7C265-25QMB	Q64	28-Pin Windowed Leadless Chip Carrier	
		CY7C265-25WMB	W22	28-Lead (300-Mil) Windowed CerDIP	

Notes:

Most of these products are available in industrial temperature range.
Contact a Cypress representative for specifications and product availability.



Ordering Information[6]

Speed (ns)	I _{CC} (mA)	Ordering Code	Ordering Code Name Package Type			
40	100	CY7C265-40JC	J64	28-Lead Plastic Leaded Chip Carrier	Commercial	
		CY7C265-40PC	P21	28-Lead (300-Mil) Molded DIP	1	
		CY7C265-40WC	W22	28-Lead (300-Mil) Windowed CerDIP	1	
50	80	CY7C265-50JC	J64	28-Lead Plastic Leaded Chip Carrier	Commercial	
		CY7C265-50PC	P21	28-Lead (300-Mil) Molded DIP	1	
		CY7C265-50WC	W22	28-Lead (300-Mil) Windowed CerDIP	1	
	120	CY7C265-50DMB	D22	28-Lead (300-Mil) CerDIP	Military	
		CY7C265-50LMB	L64	28-Square Leadless Chip Carrier	1	
		CY7C265-50QMB	Q64	28-Pin Windowed Leadless Chip Carrier		
		CY7C265-50WMB	W22	28-Lead (300-Mil) Windowed CerDIP	1	

MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameter	Subgroups
V _{OH}	1, 2, 3
V_{OL}	1, 2, 3
V_{IH}	1, 2, 3
V_{IL}	1, 2, 3
1 _{IX}	1, 2, 3
loz	1, 2, 3
1_{CC}	1, 2, 3

Switching Characteristics

Parameter	Subgroups
t _{AS}	7, 8, 9, 10, 11
t _{HA}	7, 8, 9, 10, 11
tco	7, 8, 9, 10, 11
tpw	7, 8, 9, 10, 11
t _{SES}	7, 8, 9, 10, 11
t _{HES}	7, 8, 9, 10, 11
t _{COS}	7, 8, 9, 10, 11

Document #: 38-00084-E