

# **AK8160BV2**

## Low Power & Low Jitter Clock Generator for PCI Express

## 1. General Description

The AK8160BV2 is a member of AKM's low power and low jitter clock generator family designed for PCI Express generation 2.0. This device has one PLL with spread spectrum (SS) function and enables to output high quality differential 100MHz as PCI Express clock and 25MHz as reference simultaneously.

### 2. Features

Low Current Consumption

31mA Typ. (Full function, 25MHz output and 100MHz output)

- 25MHz Crystal Input or External Clock Input
- One single-end 25MHz-Reference Output without Spread Spectrum
- Two differential 100MHz Clock Outputs with Spread Spectrum Selectable Spread Spectrum ON / OFF
- Spread Spectrum Modulation ratio

0% (Off), -0.5%

Spread Spectrum Modulation frequency

30kHz to 33kHz

■ Low Jitter Performance of 100MHz Output Clock

RMS Jitter: 2.6ps Max. (PCIE0p-1p/0n-1n pin, BW=10kHz – 1.5MHz)

2.6ps Max. (PCIE0p-1p/0n-1n pin, BW=1.5MHz – 50MHz)

Cycle to Cycle Jitter: 125ps Max. (PCIE0p-1p/0n-1n pin) 23ps Typ. (1σ), (REFOUT pin)

Supply Voltage

3.0V - 3.6V

Operating Temperature Range

-40°C to +105°C

Package

0.5mm pitch 4mm x 4mm 20-pin QFN (Lead free)

- Application
  - Automotive Infotainment
  - DSLR: Digital Single-Lens Reflex camera
  - Network apparatus, Server, Datacenter
  - MFP: Multi-Function Printer
  - Game

## 3. Table of Contents

1. General Description	1
2. Features	
3. Table of Contents	2
4. Block Diagram and Functions	3
5. Pin Configurations and Functions	4
6. Absolute Maximum Ratings	6
7. Recommended Operating Conditions	6
8. Electrical Characteristics	7
9. Recommended External Circuits	13
10. Package	14
11 Important Notice	16

2014/06

## 4. Block Diagram and Functions




Figure 1. AK8160BV2 Block Diagram

## 5. Pin Configurations and Functions




Figure 2. AK8160BV2 Package: 20-Pin QFN (Top View)

Pin No.	Pin Name	Pin Type	Description
1	SS_SEL	DI	SS Modulation Control Pin This pin must be connected to "H" or "L". (1) SS_SEL = "L": Modulation ratio is 0[%] (Off) SS_SEL = "H": Modulation ratio is -0.5 [%]
2	VSS3	PWR	Ground pin 3
3	VDD3	PWR	Power Supply Pin 3
4	VREF	AO	Reference Voltage Generation Pin This pin must be connected to 1µF capacitor. This pin goes to Hi-Z when power down.
5	VDD4	PWR	Power Supply Pin 4
6	VSS4	PWR	Ground Pin 4
7	PCIE1p	DO	PCI Express Gen2 Clock Output pin 1 (Positive) This pin outputs 100MHz.
8	PCIE1n	DO	PCI Express Gen2 Clock Output pin 1 (Negative) This pin outputs 100MHz.
9	PCIE0p	DO	PCI Express Gen2 Clock Output pin 0 (Positive) This pin outputs 100MHz.
10	PCIE0n	DO	PCI Express Gen2 Clock Output pin 0 (Negative) This pin outputs 100MHz.

11	PCIE1_OE	DI	PCIE1p/n Output Control Pin This pin must be connected to "H" or "L". (1). PCIE1_OE = "L": PCIE1p/n outputs "L". PCIE1_OE = "H": PCIE1p/n outputs 100MHz.
12	PCIE0_OE	DI	PCIE0p/n Output Control Pin This pin must be connected to "H" or "L". (1) PCIE0_OE = "L": PCIE0p/n outputs "L". PCIE0_OE = "H": PCIE0p/n outputs 100MHz.
13	VDD2	PWR	Power Supply Pin 2
14	VSS2	PWR	Ground Pin 2
15	XOUT	AO	25MHz Crystal Connection Pin OPEN when an External Clock Input is used
16	XIN	AI	25MHz Crystal Connection Pin or External Clock Input Pin
17	VSS1	PWR	Ground Pin 1
18	VDD1	PWR	Power Supply Pin 1
19	REFOUT	DO	25MHz Output Pin
20	REFOUT_OE	DI	25MHz Output Control Pin This pin must be connected to "H" or "L". (1) REFOUT_OE = "L": REFOUT outputs "L". REFOUT_OE = "H": REFOUT outputs 25MHz.
	Exposed Pad		Connecting exposed pad of package to board ground must be required.

### Note:

(1) This pin is recommended to connect with more than  $10[k\Omega]$  resistor as pull-up or pull-down. If the device is mounted with wrong angle on the PCB, the resistor can prevent the device from overcurrent.

(2) AI : Analog input pin AO : Analog output pin DI : Digital input pin DO : Digital output pin

PWR: Power supply and Ground pin

## 6. Absolute Maximum Ratings

Over operating free-air temperature range unless otherwise noted (1)

Items	Symbol	Ratings	Unit
Supply voltage	VDD	-0.3 to 4.6	V
Input voltage	Vin	VSS-0.3 to VDD+0.3	V
Input current (any pins except supplies)	$I_{IN}$	±10	mA
Storage temperature	Tstg	-65 to 150	°C

#### Note

(1) Stress beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to absolute-maximum-rating conditions for extended periods may affect device reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.



### **ESD Sensitive Device**

This device is manufactured on a CMOS process, therefore, generically susceptible to damage by excessive static voltage.

Failure to observe proper handling and installation procedures can cause damage. AKM recommends that this device is handled with appropriate precautions.

## 7. Recommended Operating Conditions

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Operating temperature	Та		-40		105	°C
Supply voltage (1)	VDD	Pin: VDD1 - 4	3.0	3.3	3.6	V
Output Load Capacitance	Cpl	Pin: REFOUT			25	pF

#### Note:

(1) Power to VDD1 – VDD4 requires to be supplied from a single source. A decoupling capacitor of 0.1μF for power supply line should be connected close to each VDD pin.

### 8. Electrical Characteristics

## **Current Consumption**

All specifications at VDD: 3.0V to 3.6V, Ta: -40 to +105°C, 25MHz Crystal, unless otherwise noted

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Current Consumption 1	$I_{DD}1$	(1), (2)		31	38	mA
Current Consumption 2	$I_{DD}2$	(1), (3)		30	37	mA
Current Consumption 3	$I_{DD}3$	(1), (4)		0	100	μΑ

#### Note:

- (1) REFOUT: No load, PCIE0p/n, PCIE1p/n: CL=2[pF]
- (2) Full function REFOUT output, 100MHz output \*REFOUT OE = PCIE0 OE = PCIE1 OE = SS SEL = "H"
- (3) REFOUT output off, 100MHz output \*REFOUT\_OE = "L", PCIE0\_OE = PCIE1 OE = SS SEL = "H"
- (4) Full power down
  - \* REFOUT OE = PCIE0 OE = PCIE1 OE = "L"

### **DC Characteristics**

All specifications at VDD: 3.0V to 3.6V, Ta: -40 to +105°C, 25MHz Crystal, unless otherwise noted

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
High Level Input Voltage	$ m V_{IH}$	REFOUT_OE pin PCIE0_OE pin PCIE1_OE pin SS_SEL pin	0.7*VDD			V
Low Level Input Voltage	$ m V_{IL}$	REFOUT_OE pin PCIE0_OE pin PCIE1_OE pin SS_SEL pin			0.3*VDD	V
Input Leakage Current	$I_{L}$	REFOUT_OE pin PCIE0_OE pin PCIE1_OE pin SS_SEL pin	-1		+1	μΑ
VREF Output Voltage	$ m V_{REF}$	VREF pin $C_{VREF} = 1 \mu F$	0.72	0.8	0.88	V
High Level Output Voltage	$V_{\mathrm{OH}}$	REFOUT pin I <sub>OH</sub> = -4mA	0.8*VDD			V
Low level Output Voltage	$ m V_{OL}$	REFOUT pin $I_{OL} = 4mA$			0.2*VDD	V

### **AC Characteristics (except Differential Output)**

All specifications at VDD: 3.0V to 3.6V, Ta: -40 to +105°C, 25MHz Crystal, unless otherwise noted

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Crystal Clock Frequency	F <sub>in_xo</sub>	XIN pin XOUT pin		25.000		MHz
Oscillation Accuracy	Faccuracy	REFOUT pin (1)	-30	0	+30	ppm
External Clock Frequency	F <sub>in_ext</sub>	XIN pin (2)		25.000		MHz
Input Clock Voltage Swing	$ m V_{swing\_ext}$	XIN pin (2)	1		VDD	Vpp
Input Clock Duty Cycle	$T_{extinde}$	XIN pin (2)		50		%
Output Frequency	Fosc	REFOUT pin		25.000		MHz
Output Rising and Falling	$T_{RF}$	REFOUT pin (3)		1.8	5.0	ns
Output Cleak Duty Cyala	T <sub>outdc_xtal</sub> (4)	REFOUT pin	45	50	55	%
Output Clock Duty Cycle	$T_{outdc\_ext}$ (5)	REFOUT pin	40	50	60	%
Cycle to Cycle Jitter	Jit <sub>c2c</sub>	REFOUT pin (6)		23	48	ps
Output Lock Time	$T_{lock}$	REFOUT pin (7)		0.5	2	ms

#### Note:

- (1) Specification of Frequency Accuracy is measured by connecting the standard 25MHz crystal unit for part number XRCGB25M000F3M00R0 of Murata Manufacturing Co., Ltd. on page 11. This Output Clock Frequency Accuracy does not include accuracy of crystal unit. Total output clock frequency accuracy could be up to "Output Clock Frequency Accuracy" + "Crystal unit accuracy".
- (2) Use Case of External Clock Input
- (3) Transition time between 0.2VDD and 0.8VDD
- (4) When the standard 25MHz Crystal Unit is connected.
- (5) When the Duty Cycle of External Clock Input is 50%.
- (6)  $1\sigma$  in 10000 sampling or more
- (7) Transition time to settle output into  $\pm 0.1\%$  of specified frequency after escaping power down mode. (REFOUT\_OE pin = PCIE0\_OE pin = PCIE1\_OE pin = 'L').

### AC Characteristics (Differential Output pin: PCIE0p-1p/0n-1n pin)

All specifications at VDD: 3.0V to 3.6V, Ta: -40 to +105°C, 25MHz Crystal, unless otherwise noted

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Aviana da Oritmit Ema diramay	E	SS Off (1)	99.97	100.000	100.03	MHz
Average Output Frequency	$F_{in}$	SS On (1)	99.47		100.03	MHz
Output Skew	$T_{\rm slew}$				250	ps
Slew Rate of Output Rising and Falling	$T_{ m slew}$	Differential Figure 6	2.5	4.0	8.0	V/ns
High Level Output Voltage	$V_{IH}$	Differential	150			mV
Low Level Output Voltage	$V_{IL}$	Differential			-150	mV
Output Cross Point Voltage	$V_{cross}$	Figure 4	250		550	mV
Output Cross Point Voltage Deviation	$V_{ m cross\_delta}$	Figure 5			140	mV
Output Ring Back Voltage Margin	$ m V_{rb}$	Figure 9	-100		100	mV
Output Ring Back Time	$T_{\text{stable}}$	Figure 10	500			ps
Average Clock Period Accuracy	$T_{\text{period\_avg}}$		-300		2800	ppm
Absolute Period	T <sub>period_abs</sub>	Figure 8	9.847		10.203	ns
Maximum Output Voltage	$V_{\mathrm{max}}$	Single End Figure 4			1.15	V
Minimum Output Voltage	$ m V_{min}$	Single End Figure 4	-0.3			V
Output Duty Cycle	$T_{\text{outde}}$	Figure 8	45	50	55	%
Time Matching of Output Rising and Falling	$T_{slew\_delta}$	Figure 7			20	%

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
PCI Express Gen2	T;4	BW= 10kHz - 1.5MHz (2)		0.5	2.6	ps
RMS Jitter	Jit <sub>RMS</sub>	BW= 1.5MHz - 50MHz (2)		1.2	2.6	ps
Cycle to Cycle Jitter (p-p)	Jit <sub>e2e</sub>	(3)		60	125	ps
Output Lock Time	Tlock	SS Off (4)		0.5	2	ms

#### Note:

- (1) Specification of Frequency Accuracy is measured by connecting the standard 25MHz crystal unit for part number XRCGB25M000F3M00R0 of Murata Manufacturing Co., Ltd. on page 11. This Output Clock Frequency Accuracy does not include accuracy of crystal unit. Total output clock frequency accuracy could be up to "Output Clock Frequency Accuracy" + "Crystal unit accuracy".
- (2) The specifications are values applied the jitter filter function specified PCI Express standard.
- (3)  $\pm 7\sigma$  in 10000 sampling or more
- (4) Transition time to settle output into  $\pm 0.1\%$  of specified frequency after escaping power down mode. (PCIE0\_OE pin = PCIE1\_OE pin = 'L').

## **Differential Output Measurement Circuit**

Each Characteristic is measured at the point of "Measure point" in Figure 3




Figure 3. Differential Output Measurement Circuit

### **Definition of Differential Output AC Characteristics**




Figure 4. Definition of High / Low Level Voltage, Output Cross Point Voltage




Figure 5. Definition of Output Cross Point Voltage Deviation




Figure 6. Definition of Output Slew Rate





Figure 7. Definition of Time Matching of Output Rising and Falling



 $T_{outdc}$  (%) = 100 \* Thigh / Tperiod

Figure 8. Definition of Output Duty Cycle




Figure 9. Definition of Output Ring Back Voltage Margin




Figure 10. Definition of Output Ring Back Time

## **Crystal Specification**

Murata Manufacturing Co.,Ltd, XRCGB25M000F3M00R0

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Crystal Clock Frequency	f0	CL=6[pF]		25.000		MHz
Series Resistance	R1			56.9	150	Ω
Shunt Capacitance	C0			0.59		pF
Motional Capacitance	C1			1.29		fF
Motional Inductance	L1			31.52		mН
Power level					300	μW




Figure 11. Equivalent parameters of crystal and load capacitance

## 3.3V (TYP) L: Bead C1: $0.1\mu F$ C2, C3: $1\mu F$ Cext1, Cext2: Depends on crystal characteristic Refer the specification of the crystal. Cext2 Crystal 25MHz Cextl 10 PCIE0n PCIE0p PCI Express C1 PCIE1n Device REFOUT 19 PCIE1p Digital Input REFOUT\_OE 20 2 Reference Output 25MHz

### 9. Recommended External Circuits

Figure 12. Recommended External Circuits

### **PCB Layout Consideration**

The AK8160BV2 is a high-accuracy and low-jitter clock generator. For proper performances specified in this datasheet, careful PCB layout should be taken. The followings are layout guidelines based on the typical connection diagram shown in Figure 12.

### Power supply line & Ground pin connection

AK8160BV2 has four power supply pins (VDD1-4) which deliver power to internal circuitry segments. And AK8160BV2 has four ground pins (VSS1-4). These pins require connecting to plane ground which will eliminate any common impedance with other critical switching signal return.

 $0.1\mu F$  decoupling capacitors placed at VDD1, VDD2, VDD3 and VDD4 should be grounded at close to the VSS1pin, the VSS2 pin, VSS3 pin and the VSS4 pin, respectively.


#### **Crystal connection**


Proper oscillation performance are susceptible to stray or parasitic capacitors around crystal. The wiring traces to a crystal form XIN (Pin 16) and XOUT (Pin 15) have equal lengths with no via and as short in length as possible. These traces should be also located away from any traces with switching signal.


## 10. Package

### **Outline Dimensions**

0.5mm pitch 4mm x 4mm 20-pin QFN (Unit: mm)








## Package & Lead Frame Material

Package molding compound : Epoxy Resin (Green Compound)

Lead frame material : Cu Lead frame surface treatment : 100% Sn

## Marking

a: #1 Pin Index : Circle b: Part number : 160BV2 c: Date code : 4 digits



Revision History	

Date	Revision	Reason	Page/Line	Contents
14/06/24	00	Initial Release.		

### 11. Important Notice

IN	ΛР	OR	т,	ΔN	JT	N	$\bigcap$	$\Gamma I_1$	CF

- 0. Asahi Kasei Microdevices Corporation ("AKM") reserves the right to make changes to the information contained in this document without notice. When you consider any use or application of AKM product stipulated in this document ("Product"), please make inquiries the sales office of AKM or authorized distributors as to current status of the Products.
- 1. All information included in this document are provided only to illustrate the operation and application examples of AKM Products. AKM neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of AKM or any third party with respect to the information in this document. You are fully responsible for use of such information contained in this document in your product design or applications. AKM ASSUMES NO LIABILITY FOR ANY LOSSES INCURRED BY YOU OR THIRD PARTIES ARISING FROM THE USE OF SUCH INFORMATION IN YOUR PRODUCT DESIGN OR APPLICATIONS.
- 2. The Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or reliability and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage or serious public impact, including but not limited to, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. Do not use Product for the above use unless specifically agreed by AKM in writing.
- 3. Though AKM works continually to improve the Product's quality and reliability, you are responsible for complying with safety standards and for providing adequate designs and safeguards for your hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of the Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption.
- 4. Do not use or otherwise make available the Product or related technology or any information contained in this document for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). When exporting the Products or related technology or any information contained in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. The Products and related technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 5. Please contact AKM sales representative for details as to environmental matters such as the RoHS compatibility of the Product. Please use the Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. AKM assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.
- 6. Resale of the Product with provisions different from the statement and/or technical features set forth in this document shall immediately void any warranty granted by AKM for the Product and shall not create or extend in any manner whatsoever, any liability of AKM.
- 7. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of AKM.