

74ACTQ823

Quiet Series 9-Bit D Flip-Flop with TRI-STATE® Outputs



General Description

The 74ACTQ823 is a 9-bit buffered register. It features Clock Enable and Clear which are ideal for parity bus interfacing in high performance microprogramming systems. The 74ACTQ823 utilizes NSC Quiet Series technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series™ features GTO output control and undershoot corrector in addition to a split ground bus for superior performance.


Features

- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Inputs and outputs on opposite sides of package allow easy interface with microprocessors
- Improved latch-up immunity
- 74ACTQ823 has TTL-compatible inputs
- 4 kV minimum ESD immunity

Logic Symbols



Connection Diagram



| Pin Names | Description |
|--------------------------------|---------------|
| D ₀ -D ₈ | Data Inputs |
| O ₀ -O ₈ | Data Outputs |
| OE | Output Enable |
| CLR | Clear |
| CP | Clock Input |
| EN | Clock Enable |

TRI-STATE® is a registered trademark of National Semiconductor Corporation.
FACT™ and FACT Quiet Series™ are trademarks of National Semiconductor Corporation.

Functional Description

The 'ACTQ823 consists of nine D-type edge-triggered flip-flops. These have TRI-STATE outputs for bus systems organized with inputs and outputs on opposite sides. The buffered clock (CP) and buffered Output Enable (\overline{OE}) are common to all flip-flops. The flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH CP transition. With \overline{OE} LOW, the contents of the flip-flops are available at the outputs. When \overline{OE} is HIGH, the outputs go to the high impedance state. Operation of the \overline{OE} input does not affect

the state of the flip-flops. In addition to the Clock and Output Enable pins, there are Clear (\overline{CLR}) and Clock Enable (\overline{EN}) pins. These devices are ideal for parity bus interfacing in high performance systems.


When \overline{CLR} is LOW and \overline{OE} is LOW, the outputs are LOW. When \overline{CLR} is HIGH, data can be entered into the flip-flops. When \overline{EN} is LOW, data on the inputs is transferred to the outputs on the LOW-to-HIGH clock transition. When the \overline{EN} is HIGH, the outputs do not change state, regardless of the data or clock input transitions.

Function Table

| Inputs | | | | | Internal | Output | Function |
|-----------------|------------------|-----------------|----|---|----------|--------|----------|
| \overline{OE} | \overline{CLR} | \overline{EN} | CP | D | Q | O | |
| H | X | L | — | L | L | Z | High Z |
| H | X | L | — | H | H | Z | High Z |
| H | L | X | X | X | L | Z | Clear |
| L | L | X | X | X | L | L | Clear |
| H | H | H | X | X | NC | Z | Hold |
| L | H | H | X | X | NC | NC | Hold |
| H | H | L | — | L | L | Z | Load |
| H | H | L | — | H | H | Z | Load |
| L | H | L | — | L | L | L | Load |
| L | H | L | — | H | H | H | Load |

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial
 Z = High Impedance
 — = LOW-to-HIGH Transition
 NC = No Change

Logic Diagram



TL/F/10921-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Rating (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

| | |
|--|--------------------------|
| Supply Voltage (V_{CC}) | -0.5V to +7.0V |
| DC Input Diode Current (I_{IK}) | -20 mA |
| $V_I = -0.5V$ | -20 mA |
| $V_I = V_{CC} + 0.5V$ | +20 mA |
| DC Input Voltage (V_I) | -0.5V to $V_{CC} + 0.5V$ |
| DC Output Diode Current (I_{OK}) | -20 mA |
| $V_O = -0.5V$ | -20 mA |
| $V_O = V_{CC} + 0.5V$ | +20 mA |
| DC Output Voltage (V_O) | -0.5V to $V_{CC} + 0.5V$ |
| DC Output Source or Sink Current (I_O) | ± 50 mA |
| DC V_{CC} or Ground Current per Output Pin (I_{CC} or I_{GND}) | ± 50 mA |
| Storage Temperature (T_{STG}) | -65°C to +150°C |
| DC Latch-Up Source or Sink Current | ± 300 mA |
| Junction Temperature (T_J) | 140°C |
| PDIP | 140°C |

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT™ circuits outside databook specifications.

Recommended Operating Conditions (Note 2)

Conditions (Note 2)

| | |
|---|----------------|
| Supply Voltage (V_{CC}) | 4.5V to 5.5V |
| 'ACTQ | |
| Input Voltage (V_I) | 0V to V_{CC} |
| Output Voltage (V_O) | 0V to V_{CC} |
| Operating Temperature (T_A) | -40°C to +85°C |
| 74ACTQ | |
| Minimum Input Edge Rate $\Delta V/\Delta t$ | |
| 'ACTQ Devices | |
| V_{IN} from 0.8V to 2.0V | |
| V_{CC} @ 4.5V, 5.5V | 125 mV/ns |

Note 2: All commercial packaging is not recommended for applications requiring greater than 200 temperature cycles from -65°C to +150°C.

DC Electrical Characteristics for 'ACTQ Family Devices

| Symbol | Parameter | V_{CC} (V) | 74ACTQ | | 74ACTQ | | Units | Conditions | |
|-----------|-----------------------------------|-----------------|---------------------------|-------------------|---|---------------|--|------------|---|
| | | | $T_A = +25^\circ\text{C}$ | | $T_A = -40^\circ\text{C to } +85^\circ\text{C}$ | | | | |
| | | | Typ | Guaranteed Limits | | | | | |
| V_{IH} | Minimum High Level Input Voltage | 4.5 | 1.5 | 2.0 | 2.0 | V | $V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$ | | |
| | | 5.5 | 1.5 | 2.0 | 2.0 | | | | |
| V_{IL} | Maximum Low Level Input Voltage | 4.5 | 1.5 | 0.8 | 0.8 | V | $V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$ | | |
| | | 5.5 | 1.5 | 0.8 | 0.8 | | | | |
| V_{OH} | Minimum High Level Output Voltage | 4.5 | 4.49 | 4.4 | 4.4 | | $I_{OUT} = \sqrt{50} \mu\text{A}$ | | |
| | | 5.5 | 5.49 | 5.4 | 5.4 | | | | |
| | | 4.5 | | 3.86 | 3.76 | | | V | * $V_{IN} = V_{IL}$ or V_{IH} -24 mA |
| | | 5.5 | | 4.86 | 4.76 | | | | |
| V_{OL} | Maximum Low Level Output Voltage | 4.5 | 0.001 | 0.1 | 0.1 | V | $I_{OUT} = 50 \mu\text{A}$ | | |
| | | 5.5 | 0.001 | 0.1 | 0.1 | | | | |
| | | 4.5 | | 0.36 | 0.44 | | | V | * $V_{IN} = V_{IL}$ or V_{IH} 24 mA |
| | | 5.5 | | 0.36 | 0.44 | | | | |
| I_{IN} | Maximum Input Leakage Current | 5.5 | | ± 0.1 | ± 1.0 | μA | $V_I = V_{CC}, \text{GND}$ | | |
| I_{OZ} | Maximum TRI-STATE Leakage Current | 5.5 | | ± 0.5 | ± 5.0 | μA | $V_I = V_{IL}, V_{IH}$ $V_O = V_{CC}, \text{GND}$ | | |
| I_{CCT} | Maximum I_{CC}/Input | 5.5 | 0.6 | | 1.5 | mA | $V_I = V_{CC} - 2.1V$ | | |
| I_{OLD} | †Minimum Dynamic Output Current | 5.5 | | | 75 | mA | $V_{OLD} = 1.65V \text{ Max}$ | | |
| I_{OHD} | | 5.5 | | | -75 | mA | $V_{OHD} = 3.85V \text{ Min}$ | | |

*All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

DC Electrical Characteristics for 'ACTQ Family Devices (Continued)

| Symbol | Parameter | V _{CC} (V) | 74ACTQ | | 74ACTQ | | Units | Conditions |
|------------------|--|------------------------|------------------------|-------------------|------------------------------------|--|-------|--|
| | | | T _A = +25°C | | T _A = -40°C to +85°C | | | |
| | | | Typ | Guaranteed Limits | | | | |
| I _{CC} | Maximum Quiescent Supply Current | 5.5 | | 8.0 | 80.0 | | μA | V _{IN} = V _{CC} or GND |
| V _{OLP} | Quiet Output Maximum Dynamic V _{OL} | 5.0 | 1.1 | 1.5 | | | V | Figures 2-12, 13 (Notes 1, 2) |
| V _{OLV} | Quiet Output Minimum Dynamic V _{OL} | 5.0 | -0.6 | -1.2 | | | V | Figures 2-12, 13 (Notes 1, 2) |
| V _{IHD} | Minimum High Level Dynamic Input Voltage | 5.0 | 1.9 | 2.2 | | | V | (Notes 1, 3) |
| V _{ILD} | Maximum Low Level Dynamic Input Voltage | 5.0 | 1.2 | 0.8 | | | V | (Notes 1, 3) |

*All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note 1: PDIP package.

Note 2: Max number of outputs defined as (n). Data inputs are driven 0V to 3V. One output @ GND.

Note 3: Max number of data inputs (n) switching. (n - 1) inputs switching 0V to 3V ('ACTQ). Input-under-test switching: 3V to threshold (V_{ILD}), 0V to threshold (V_{IHD}). f = 1 MHz.

AC Electrical Characteristics

| Symbol | Parameter | V _{CC} * (V) | 74ACTQ | | | 74ACTQ | | Units |
|--|---|--------------------------|--|-----|------|--|------|-------|
| | | | T _A = +25°C C _L = 50 pF | | | T _A = -40°C to +85°C C _L = 50 pF | | |
| | | | Min | Typ | Max | Min | Max | |
| t _{PLH} , t _{PHL} | Propagation Delay CP to O _n | 5.0 | 2.0 | 7.0 | 9.0 | 2.0 | 10.0 | ns |
| t _{PLH} , t _{PHL} | Propagation Delay CLR to O _n | 5.0 | 2.0 | 7.0 | 9.0 | 2.0 | 10.0 | ns |
| t _{PZH} , t _{PZL} | Output Enable Time OE to O _n | 5.0 | 2.5 | 8.0 | 10.0 | 2.5 | 11.0 | ns |
| t _{PHZ} , t _{PLZ} | Output Disable Time OE to O _n | 5.0 | 1.0 | 6.0 | 8.0 | 1.0 | 9.0 | ns |
| t _{OSLH} , t _{OSHL} | Output to Output Skew** D _n to O _n | 5.0 | | 0.5 | 1.0 | | 1.0 | ns |

*Voltage Range 5.0 is 5.0V ±0.5V.

**Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t_{OSHL}) or LOW to HIGH (t_{OSLH}). Parameter guaranteed by design. Not tested.

AC Operating Requirements

| Symbol | Parameter | V _{CC} * (V) | 74ACTQ | | 74ACTQ | | Units |
|------------------|--|--------------------------|--|--------------------|--|----|-------|
| | | | T _A = +25°C C _L = 50 pF | | T _A = -40°C to +85°C C _L = 50 pF | | |
| | | | Typ | Guaranteed Minimum | | | |
| t _s | Setup Time, HIGH or LOW D to CP | 5.0 | 0.5 | 3.0 | 3.0 | ns | |
| t _h | Hold Time, HIGH or LOW D _n to CP | 5.0 | 0 | 1.5 | 1.5 | ns | |
| t _s | Setup Time, HIGH or LOW EN to CP | 5.0 | 0 | 3.0 | 3.0 | ns | |
| t _h | Hold Time, HIGH or LOW EN to CP | 5.0 | 0 | 1.5 | 1.5 | ns | |
| t _w | CP Pulse Width HIGH or LOW | 5.0 | 2.5 | 4.0 | 4.0 | ns | |
| t _w | CLR Pulse Width, LOW | 5.0 | 3.0 | 4.0 | | ns | |
| t _{rec} | CLR to CP Recovery Time | 5.0 | 1.5 | 3.5 | 4.0 | ns | |

*Voltage Range 5.0 is 5.0V ± 0.5V

Capacitance

| Symbol | Parameter | Typ | Units | Conditions |
|-----------------|----------------------------------|-----|-------|------------------------|
| C _{IN} | Input Capacitance | 4.5 | pF | V _{CC} = OPEN |
| C _{PD} | Power Dissipation Capacitance | 54 | pF | V _{CC} = 5.0V |

FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

Equipment:

Hewlett Packard Model 8180A Word Generator
PC-163A Test Fixture
Tektronics Model 7854 Oscilloscope

Procedure:

1. Verify Test Fixture Loading: Standard Load 50 pF, 500Ω.
2. Deskew the word generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. Swap out the channels that have more than 150 ps of skew until all channels being used are within 150 ps. It is important to deskew the word generator channels before testing. This will ensure that the outputs switch simultaneously.
3. Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
4. Set V_{CC} to 5.0V.
5. Set the word generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and affect the results of the measurement.




FIGURE 1. Quiet Output Noise Voltage Waveforms

Note A: V_{OHV} and V_{OLP} are measured with respect to ground reference.

Note B: Input pulses have the following characteristics: $f = 1$ MHz, $t_r = 3$ ns, $t_f = 3$ ns, skew < 150 ps.

6. Set the word generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with a digital volt meter.

V_{OLP}/V_{OLV} and V_{OHP}/V_{OHV} :

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V_{OLP} and V_{OLV} on the quiet output during the HL transition. Measure V_{OHP} and V_{OHV} on the quiet output during the LH transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

V_{ILD} and V_{IHD} :

- Monitor one of the switching outputs using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V_{IL} , until the output begins to oscillate. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input LOW voltage level at which oscillation occurs is defined as V_{ILD} .
- Next increase the input HIGH voltage level on the word generator, V_{IH} until the output begins to oscillate. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input HIGH voltage level at which oscillation occurs is defined as V_{IHD} .
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.






FIGURE 2. Simultaneous Switching Test Circuit

Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:




Physical Dimensions inches (millimeters)



24-Lead Small Outline Integrated Circuit (S)
NS Package Number M24B

M24B (REV F)

Physical Dimensions inches (millimeters) (Continued)



**24-Lead Slim (0.300" Wide) Plastic Dual-In-Line Package (SP)
NS Package Number N24C**

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
2900 Semiconductor Drive
P.O. Box 58090
Santa Clara, CA 95052-8090
Tel: (1800) 272-9959
TWX: (910) 339-9240

National Semiconductor GmbH
Livny-Gargan-Str. 10
D-82256 Fürstenfeldbruck
Germany
Tel: (81-41) 35-0
Telex: 527849
Fax: (81-41) 35-1

National Semiconductor Japan Ltd.
Sumitomo Chemical
Engineering Center
Bldg. 7F
1-7-1, Nakase, Mihama-Ku
Chiba-City,
Ciba Prefecture 261
Tel: (043) 299-2300
Fax: (043) 299-2500

National Semiconductor Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.
Tsimshatsui, Kowloon
Hong Kong
Tel: (852) 2737-1600
Fax: (852) 2736-9960

National Semicondutores Do Brazil Ltda.
Rue Deputado Lacerda Franco
120-3A
Sao Paulo-SP
Brazil 05418-000
Tel: (55-11) 212-5066
Telex: 391-1131931 NSBR BR
Fax: (55-11) 212-1181

National Semiconductor (Australia) Pty. Ltd.
Building 16
Business Park Drive
Monash Business Park
Nottingham, Melbourne
Victoria 3168 Australia
Tel: (3) 558-9999
Fax: (3) 558-9998

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.