

# 74ACTQ823 Quiet Series 9-Bit D Flip-Flop with TRI-STATE® Outputs

# **General Description**

**Logic Symbols** 

The 'ACTQ823 is a 9-bit buffered register. It features Clock Enable and Clear which are ideal for parity bus interfacing in high performance microprogramming systems. The ACTQ823 utilizes NSC Quiet Series technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series™ features GTO output control and undershoot corrector in addition to a split ground bus for superior performance.

### **Features**

- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Inputs and outputs on opposite sides of package allow easy interface with microprocessors

**Connection Diagram** 

- Improved latch-up immunity
- ACTQ823 has TTL-compatible inputs
- 4 kV minimum ESD immunity
- IEEE/IEC Pin Assignment for DIP and SOIC ŌĒ • FN  $D_1 D_2 D_3 D_4 D_5 D_6 D_7$ 0 CLR R -v<sub>cc</sub> ŌĒ 24 CU ΕN G1 • 0<sub>0</sub> 23 Do СР > 1C2 22 - 0<sub>1</sub> D<sub>1</sub> 0, 0. 07 0, 0, D<sub>2</sub>· 2 - 0<sub>2</sub> 2D ⊳ Δ Do 00 -0<sub>3</sub> D3 20 TL/F/10921-1 D1 01 19 -04 D, 6 D<sub>2</sub> 02 -0<sub>5</sub>  $D_5$ 18  $D_3$ 03 17 - 0<sub>6</sub>  $D_6$ 8 D₄ 04 D<sub>7</sub> ٩ 16 - 0<sub>7</sub>  $D_5$ 05 D8 10 15 -0<sub>8</sub> D<sub>6</sub> 06 - EN CLR -11 14 D<sub>7</sub> 07 GND-12 СР 13 D<sub>8</sub> 08 TL/F/10921-2 TL/F/10921-3 Pin Names Description  $D_0 - D_8$ Data Inputs  $\frac{O_0 - O_8}{OE}$ Data Outputs Output Enable CLR Clear CP Clock Input ĒN Clock Enable TRI-STATE® is a registered trademark of National Semiconductor Corporation. FACT™ and FACT Quiet Series™ are trademarks of National Semiconductor Corporation. © 1995 National Semiconductor Corporation TL/F/10921 RRD-B30M75/Printed in U. S. A.

# 74ACTQ823 Quiet Series 9-Bit D Flip-Flop with TRI-STATE Outputs

April 1993

# **Functional Description**

The 'ACTQ823 consists of nine D-type edge-triggered flipflops. These have TRI-STATE outputs for bus systems organized with inputs and outputs on opposite sides. The buffered Clock (CP) and buffered Output Enable ( $\overline{OE}$ ) are common to all flip-flops. The flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH CP transition. With  $\overline{OE}$  LOW, the contents of the flip-flops are available at the outputs. When  $\overline{OE}$  is HIGH, the outputs go to the high impedance state. Operation of the  $\overline{OE}$  input does not affect

the state of the flip-flops. In addition to the Clock and Output Enable pins, there are Clear ( $\overline{\text{CLR}}$ ) and Clock Enable ( $\overline{\text{EN}}$ ) pins. These devices are ideal for parity bus interfacing in high performance systems.

When  $\overline{\text{CLR}}$  is LOW and  $\overline{\text{OE}}$  is LOW, the outputs are LOW. When  $\overline{\text{CLR}}$  is HIGH, data can be entered into the flip-flops. When  $\overline{\text{EN}}$  is LOW, data on the inputs is transferred to the outputs on the LOW-to-HIGH clock transition. When the  $\overline{\text{EN}}$ is HIGH, the outputs do not change state, regardless of the data or clock input transitions.

	Function Table									
	Inputs					Output	Function			
ŌĒ	CLR	EN	СР	D	Q	0	T unedon			
н	Х	L		L	L	z	High Z			
н	Х	L		н	Н	z	High Z			
н	L	Х	Х	Х	L	z	Clear			
L	L	Х	Х	Х	L	L	Clear			
н	н	Н	Х	Х	NC	Z	Hold			
L	н	Н	Х	Х	NC	NC	Hold			
н	н	L		L	L	z	Load			
н	Н	L		н	Н	z	Load			
L	Н	L		L	L	L	Load			
L	Н	L		Н	Н	Н	Load			


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

NC = No Change





# Absolute Maximum Rating (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Diode Current (I <sub>IK</sub> )	
$V_{I} = -0.5V$	-20 mA
$V_{I} = V_{CC} + 0.5V$	+ 20 mA
DC Input Voltage (VI)	$-0.5V$ to $V_{\mbox{CC}}$ $+$ 0.5V
DC Output Diode Current (I <sub>OK</sub> )	
$V_{O} = -0.5V$	-20 mA
$V_{O} = V_{CC} + 0.5V$	+ 20 mA
DC Output Voltage (V <sub>O</sub> )	$-0.5V$ to $V_{\mbox{CC}}$ $+$ 0.5V
DC Output Source	
or Sink Current (I <sub>O</sub> )	$\pm$ 50 mA
DC V <sub>CC</sub> or Ground Current	
per Output Pin (I <sub>CC</sub> or I <sub>GND</sub> )	±50 mA
Storage Temperature (T <sub>STG</sub> )	-65°C to +150°C
DC Latch-Up Source	
or Sink Current	$\pm$ 300 mA
Junction Temperature (T <sub>J</sub> )	
PDIP	140°C

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT™ circuits outside databook specifications.

# Recommended Operating

# Conditions (Note 2)

Supply Voltage (V <sub>CC</sub> )	
'ACTQ	4.5V to 5.5V
Input Voltage (V <sub>I</sub> )	0V to V <sub>CC</sub>
Output Voltage (V <sub>O</sub> )	0V to $V_{CC}$
Operating Temperature (T <sub>A</sub> ) 74ACTQ	-40°C to +85°C
Minimum Input Edge Rate $\Delta V/\Delta t$ 'ACTQ Devices V <sub>IN</sub> from 0.8V to 2.0V	
V <sub>CC</sub> @ 4.5V, 5.5V	125 mV/ns
Note 2: All commercial packaging is not recomm quiring greater than 200 temperature cycles from	

# DC Electrical Characteristics for 'ACTQ Family Devices

		74ACTQ		74ACTQ				
Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C		T <sub>A</sub> = −40°C to +85°C	Units	Conditions	
			Тур	Gua	Guaranteed Limits			
V <sub>IH</sub>	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	v	$\begin{array}{l} V_{OUT}=0.1V\\ \text{or}~V_{CC}-0.1V \end{array}$	
V <sub>IL</sub>	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	v	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$	
V <sub>OH</sub>	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4		$I_{OUT} = -50 \ \mu A$	
		4.5 5.5		3.86 4.86	3.76 4.76	v	$V_{\rm IN} = V_{\rm IL} \text{ or } V_{\rm IH}$ -24  m $V_{\rm OH} -24 \text{ m}$	
V <sub>OL</sub>	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	v	$I_{OUT} = 50 \ \mu A$	
		4.5 5.5		0.36 0.36	0.44 0.44	v	$\begin{tabular}{c} *V_{IN} = V_{IL} \mbox{ or } V_{IH} \\ 24 \mbox{ m} \\ I_{OL} \\ 24 \mbox{ m} \end{tabular}$	
I <sub>IN</sub>	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μA	$V_{I} = V_{CC}$ , GND	
I <sub>OZ</sub>	Maximum TRI-STATE Leakage Current	5.5		±0.5	± 5.0	μΑ		
ICCT	Maximum I <sub>CC</sub> /Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1V$	
I <sub>OLD</sub>	†Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Ma	
IOHD	Output Current	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Mi	

\*All outputs loaded; thresholds on input associated with output under test.  $\hat{T}$ Maximum test duration 2.0 ms, one output loaded at a time.

Symbol			74 <b>A</b>	<b>NCTQ</b>	74ACTQ		
	Parameter	V <sub>CC</sub> (V)	$T_A = +25^{\circ}C$		T <sub>A</sub> = −40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
ICC	Maximum Quiescent Supply Current	5.5		8.0	80.0	μΑ	$V_{IN} = V_{CC}$ or GND
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	1.1	1.5		v	<i>Figures 2-12, 13</i> (Notes 1, 2)
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	-0.6	-1.2		v	<i>Figures 2-12, 13</i> (Notes 1, 2)
V <sub>IHD</sub>	Minimum High Level Dynamic Input Voltage	5.0	1.9	2.2		v	(Notes 1, 3)
V <sub>ILD</sub>	Maximum Low Level Dynamic Input Voltage	5.0	1.2	0.8		v	(Notes 1, 3)

\*All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note 1: PDIP package.

Note 2: Max number of outputs defined as (n). Data inputs are driven 0V to 3V. One output @ GND.

Note 3: Max number of data inputs (n) switching. (n - 1) inputs switching 0V to 3V ('ACTQ). Input-under-test switching: 3V to threshold ( $V_{ILD}$ ), 0V to threshold ( $V_{IHD}$ ), f = 1 MHz.

# **AC Electrical Characteristics**

			$\label{eq:TACTQ} \begin{array}{c} \mbox{\bf 74ACTQ} \\ \mbox{\bf T}_{A} = \ + \ 25^{\circ}\mbox{C} \\ \mbox{\bf C}_{L} = \ 50 \ \mbox{pF} \end{array}$			$74ACTQ$ $T_A = -40^{\circ}C$ $to +85^{\circ}C$ $C_L = 50 \text{ pF}$		Units
Symbol	Parameter	V <sub>CC</sub> * (V)						
			Min	Тур	Max	Min	Max	1
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay CP to O <sub>n</sub>	5.0	2.0	7.0	9.0	2.0	10.0	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay CLR to O <sub>n</sub>	5.0	2.0	7.0	9.0	2.0	10.0	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Output Enable Time $\overline{OE}$ to $O_n$	5.0	2.5	8.0	10.0	2.5	11.0	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output Disable Time $\overline{OE}$ to $O_n$	5.0	1.0	6.0	8.0	1.0	9.0	ns
t <sub>OSLH</sub> , t <sub>OSHL</sub>	Output to Output Skew** D <sub>n</sub> to O <sub>n</sub>	5.0		0.5	1.0		1.0	ns

\*Voltage Range 5.0 is 5.0V  $\pm$  0.5V.

\*\*Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t<sub>OSHL</sub>) or LOW to HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design. Not tested.

Symbol			$\label{eq:tau} \begin{array}{c} \textbf{74ACTQ} \\ \\ \textbf{T_A} = +25^{\circ}\textbf{C} \\ \textbf{C_L} = 50 \ \textbf{pF} \end{array}$		74ACTQ	Units
	Parameter	V <sub>CC</sub> * (V)			$\begin{array}{c} {\sf T_A}=-40^\circ{\sf C}\\ {\sf to}\ +85^\circ{\sf C}\\ {\sf C_L}=50\ {\sf pF} \end{array}$	
			Тур	Guaran	teed Minimum	
t <sub>s</sub>	Setup Time, HIGH or LOW D to CP	5.0	0.5	3.0	3.0	ns
t <sub>h</sub>	Hold Time, HIGH or LOW D <sub>n</sub> to CP	5.0	0	1.5	1.5	ns
t <sub>s</sub>	Setup Time, HIGH or LOW EN to CP	5.0	0	3.0	3.0	ns
t <sub>h</sub>	Hold Time, HIGH or LOW EN to CP	5.0	0	1.5	1.5	ns
t <sub>w</sub>	CP Pulse Width HIGH or LOW	5.0	2.5	4.0	4.0	ns
tw	CLR Pulse Width, LOW	5.0	3.0	4.0		ns
t <sub>rec</sub>	CLR to CP Recovery Time	5.0	1.5	3.5	4.0	ns

\*Voltage Range 5.0 is 5.0V  $\pm 0.5V$ 


# Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	$V_{CC} = OPEN$
C <sub>PD</sub>	Power Dissipation Capacitance	54	pF	$V_{CC} = 5.0V$

## **FACT Noise Characteristics**

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

- Equipment:
  - Hewlett Packard Model 8180A Word Generator PC-163A Test Fixture
- Tektronics Model 7854 Oscilloscope
- Procedure:
- 1. Verify Test Fixture Loading: Standard Load 50 pF, 500  $\!\Omega.$
- 2. Deskew the word generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. Swap out the channels that have more than 150 ps of skew until all channels being used are within 150 ps. It is important to deskew the word generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- 4. Set  $V_{CC}$  to 5.0V.
- Set the word generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and affect the results of the measurement.




### FIGURE 1. Quiet Output Noise Voltage Waveforms


Note A:  $V_{OHV}$  and  $V_{OLP}$  are measured with respect to ground reference. Note B: Input pulses have the following characteristics: f = 1 MHz,  $t_f=3$  ns,  $t_f=3$  ns, skew < 150 ps.


 Set the word generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with a digital volt meter.

 $V_{OLP}/V_{OLV}$  and  $V_{OHP}/V_{OHV}$ :

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a  $50\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V<sub>OLP</sub> and V<sub>OLV</sub> on the quiet output during the HL transition. Measure V<sub>OHP</sub> and V<sub>OHV</sub> on the quiet output during the LH transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.
- VILD and VIHD:
- Monitor one of the switching outputs using a 50  $\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V<sub>IL</sub>, until the output begins to oscillate. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input LOW voltage level at which oscillation occurs is defined as V<sub>ILD</sub>.
- Next increase the input HIGH voltage level on the word generator, V<sub>IH</sub> until the output begins to oscillate. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input HIGH voltage level at which oscillation occurs is defined as V<sub>IHD</sub>.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.







National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

Fax: (043) 299-2500