

M5M5256BP,FP,KP-70,-85,-10,-12,-15,-70L,-85L,-10L,-12L,-15L,-70LL,-85LL,-10LL,-12LL,-15LL

262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

DESCRIPTION

This M5M5256BP, FP, KP is a 262144-bit CMOS static RAM organized as 32768-words by 8-bits which is fabricated using high-performance double polysilicon CMOS technology. The use of resistive load NMOS cells and CMOS periphery result in a high-density and low-power static RAM. It is ideal for the memory systems which require simple interface.


The stand-by current is low enough for a battery back-up application. It is mounted in a standard 28pin package and configured in an industrial standard 32K x 8-bit pinout.

FEATURES

Type name	Access time (max)	Power supply current	
		Active (max)	Stand-by (max)
M5M5256BP, FP, KP-70	70ns	70mA	2mA
M5M5256BP, FP, KP-85	85ns		
M5M5256BP, FP, KP-10	100ns		
M5M5256BP, FP, KP-12	120ns		
M5M5256BP, FP, KP-15	150ns		
M5M5256BP, FP, KP-70L	70ns	70mA	100 μ A (V _{cc} = 5.5V) 50 μ A (V _{cc} = 3.0V)
M5M5256BP, FP, KP-85L	85ns		
M5M5256BP, FP, KP-10L	100ns		
M5M5256BP, FP, KP-12L	120ns		
M5M5256BP, FP, KP-15L	150ns		
M5M5256BP, FP, KP-70LL	70ns	70mA	20 μ A (V _{cc} = 5.5V) 10 μ A (V _{cc} = 3.0V)
M5M5256BP, FP, KP-85LL	85ns		
M5M5256BP, FP, KP-10LL	100ns		
M5M5256BP, FP, KP-12LL	120ns		
M5M5256BP, FP, KP-15LL	150ns		

- Single +5V power supply
- No clocks, no refresh
- Data-hold on +2V power supply

PIN CONFIGURATION (TOP VIEW)




- Directly TTL compatible : All inputs and outputs
- Three-state outputs : OR-tie capability
- Simple memory expansion by \bar{S}
- \bar{OE} prevents data contention in the I/O bus
- Common data I/O
- Package

- M5M5256BP28pin 600mil DIP
- M5M5256BKP28pin 300mil DIP
- M5M5256BFP28pin small outline package(SOP)

APPLICATION

Small capacity memory units

BLOCK DIAGRAM



6249825 0027788 902

M5M5256BP,FP,KP-70,-85,-10,-12,-15,-70L,-85L,-10L,-12L,-15L,-70LL,-85LL,-10LL,-12LL,-15LL

262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

FUNCTION

The operation mode of the M5M5256BP, FP, KP is determined by a combination of the device control inputs \bar{S} , \bar{W} and \bar{OE} . Each mode is summarized in the function table.

A write cycle is executed whenever the low level \bar{W} overlaps with the low level \bar{S} . The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of \bar{W} , \bar{S} , whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable \bar{OE} directly controls the output stage. Setting the \bar{OE} at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.

A read cycle is executed by setting \bar{W} at a high level and \bar{OE} at a low level while \bar{S} are in an active state.

When setting \bar{S} at a high level, the chip is in a non-

selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by \bar{S} . The power supply current is reduced as low as the stand-by current which is specified as I_{CC3} or I_{CC4} , and the memory data can be held +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

FUNCTION TABLE

\bar{S}	\bar{W}	\bar{OE}	Mode	DQ	I _{CC}
H	X	X	Non selection	High-impedance	Stand-by
L	L	X	Write	D _{in}	Active
L	H	L	Read	D _{out}	Active
L	H	H		High-impedance	Active

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage	With respect to GND	-0.3 ~ 7	V
V _I	Input voltage		-0.3 ~ V _{CC} + 0.3	V
V _O	Output voltage		0 ~ V _{CC}	V
P _d	Power dissipation	T _a = 25°C	700	mW
T _{opr}	Operating temperature		0~70	°C
T _{stg}	Storage temperature		-65~150	°C

ELECTRICAL CHARACTERISTICS (T_a = 0~70°C, V_{CC} = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits		Unit			
			Min	Typ		Max		
V _{IH}	High input voltage		2.2		V _{CC} +0.3	V		
V _{IL}	Low input voltage		-0.3		0.8	V		
V _{O_H}	High output voltage	I _{OH} = -1mA	2.4			V		
V _{O_L}	Low output voltage	I _{OL} = 2mA			0.4	V		
I _I	Input leakage current	V _I = 0~V _{CC}			± 1	µA		
I _O	Output leakage current	$\bar{S} = V_{IH}$ or $\bar{OE} = V_{IH}$, V _{I/O} = 0~V _{CC}			± 1	µA		
I _{CC1}	Active supply current(AC MOS level)	$\bar{S} < 0.2$, $\bar{W} > V_{CC} - 0.2$ output open Other inputs < 0.2 or > V _{CC} - 0.3 Min cycle		30	65	mA		
I _{CC2}	Active supply current(AC TTL level)	$\bar{S} = V_{IL}$, $\bar{W} = V_{IH}$ output open Other inputs = V _{IL} or V _{IH} Min cycle		35	70	mA		
I _{CC3}	Stand by supply current	$\bar{S} \geq V_{CC} - 0.2V$ Other inputs = 0~V _{CC}	BP, FP, KP			2	mA	
			BP, FP, KP-L				100	µA
			BP, FP, KP-LL				20	µA
I _{CC4}	Stand by supply current	$\bar{S} = V_{IH}$, other inputs = 0~V _{CC}				3	mA	
C _I	Input capacitance (T _a = 25°C)	V _I = GND, V _I = 25mVrms, f = 1MHz				6	pF	
C _O	Output capacitance (T _a = 25°C)	V _O = GND, V _O = 25mVrms, f = 1MHz				8	pF	

Note 1. Direction for current flowing into IC is indicated as positive (no mark)

2. Typical value is V_{CC} = 5V, T_a = 25°C

6249825 0027789 849



M5M5256BP,FP,KP-70,-85,-10,-12,-15,-70L,-85L,-10L,-12L,-15L,-70LL,-85LL,-10LL,-12LL,-15LL

262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

SWITCHING CHARACTERISTICS (Ta = 0~70°C, Vcc = 5V ± 10%, unless otherwise noted)

Read cycle

Symbol	Parameter	Limits										Unit
		M5M5256-70		M5M5256-85		M5M5256-10		M5M5256-12		M5M5256-15		
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
tCR	Read cycle time	70		85		100		120		150		ns
ta(A)	Address access time		70		85		100		120		150	ns
ta(S)	Chip select access time		70		85		100		120		150	ns
ta(OE)	Output enable access time		35		45		50		60		75	ns
tdis(S)	Output disable time after \bar{S} high		30		30		35		40		45	ns
tdis(OE)	Output disable time after \bar{OE} high		25		30		35		40		45	ns
ten(S)	Output enable time after \bar{S} low	5		5		10		10		10		ns
ten(OE)	Output enable time after \bar{OE} low	5		5		10		10		10		ns
tv(A)	Data valid time after address change	20		20		20		20		20		ns

TIMING REQUIREMENTS (Ta = 0~70°C, Vcc = 5V ± 10%, unless otherwise noted)

Write cycle


Symbol	Parameter	Limits										Unit
		M5M5256-70		M5M5256-85		M5M5256-10		M5M5256-12		M5M5256-15		
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
tCW	Write cycle time	70		85		100		120		150		ns
tw(W)	Write pulse width	55		60		60		70		80		ns
tsu(A)	Address set up time	0		0		0		0		0		ns
tsu(A-WH)	Address set up time with respect to \bar{W} high	65		75		80		85		90		ns
tsu(S)	Chip select set up time	65		75		80		85		90		ns
tsu(D)	Data set up time	30		35		35		40		50		ns
th(D)	Data hold time	0		0		0		0		0		ns
trec(W)	Write recovery time	0		0		0		0		0		ns
tdis(W)	Output disable time after \bar{W} low		25		30		35		40		45	ns
tdis(OE)	Output disable time after \bar{OE} high		25		30		35		40		45	ns
ten(W)	Output enable time after \bar{W} high	5		5		10		10		10		ns
ten(OE)	Output enable time after \bar{OE} low	5		5		10		10		10		ns

**M5M5256BP,FP, KP-70,-85,-10,-12,-15,-70L,-85L,
-10L,-12L,-15L,-70LL,-85LL,-10LL,-12LL,-15LL**


262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

TIMING DIAGRAM

Read cycle




Write cycle (\bar{W} control)



M5M5256BP,FP,KP-70,-85,-10,-12,-15,-70L,-85L,-10L,-12L,-15L,-70LL,-85LL,-10LL,-12LL,-15LL

262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

Write cycle (\bar{S} control)



Note 3 : Test condition

Input pulse levels..... $V_{IH} = 2.4V, V_{IL} = 0.6V$
 Input rise and fall time 10ns
 Reference levels $V_{OH} = V_{OL} = 1.5V$

Transition is measured $\pm 500mV$ from steady state voltage.(for t_{en}, t_{dis})

Output loads..... Fig. 1, $C_L = 100pF$ (BP, FP, KP-85, -10, -12, -15, -85L, -10L, -12L, -15L, -85LL, -10LL, -12LL, -15LL)
 $C_L = 30pF$ (BP, FP, KP-70, -70L, -70LL)
 $C_L = 5pF$ (for t_{en}, t_{dis})




Fig. 1 Output load
(Including scope and JIG)

- Note 4. Hatching indicates the state is don't care.
- 5. Writing is executed in overlap of \bar{S} and \bar{W} low.
- 6. If \bar{W} goes low simultaneously with or prior to \bar{S} , the output remains in the high-impedance state.
- 7. Don't apply inverted phase signal externally when DQ pin is in output mode.

POWER DOWN CHARACTERISTICS

ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ C$, unless otherwise noted)


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{CC(PD)}$	Power down supply voltage		2			V
$V_{I(\bar{S})}$	Chip select input \bar{S}	$2.2V \leq V_{CC(PD)}$ $2V \leq V_{CC(PD)} \leq 2.2V$	2.2		$V_{CC(PD)}$	V
$I_{CC(PD)}$	Power down supply current	$V_{CC} = 3V,$ Other inputs=3V	BP,FP,KP		2	mA
			BP,FP,KP-L		50	μA
			BP,FP,KP-LL		10*	μA

* $T_a = 25^\circ C, I_{CC(PD)} = 1 \mu A$

TIMING REQUIREMENTS ($T_a = 0 \sim 70^\circ C$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{su(PD)}$	Power down setup time		0			ns
$t_{rec(PD)}$	Power down recovery time		tCR			ns

POWER DOWN CHARACTERISTICS



6249825 0027792 333

