

LH538R00A

CMOS 8M (1M × 8) Mask-Programmable ROM

FEATURES

- 1,048,576 × 8 bit organization
 - Access time: 120 ns (MAX.)
 - Low-power consumption:
Operating: 330 mW (MAX.)
Standby: 550 µW (MAX.)
 - Programmable output enable
 - Fully-static operation
 - TTL compatible I/O
 - Three-state outputs
 - Single +5 V power supply
 - Packages:
32-pin, 600-mil DIP
32-pin, 525-mil SOP
32-pin, 8 × 20 mm² TSOP (T)

DESCRIPTION

The LH538R00A is a mask-programmable ROM organized as 1,048,576 × 8 bits. It is fabricated using silicon-gate CMOS process technology.

PIN CONNECTIONS




Figure 1. Pin Connections for DIP Package




Figure 2. Pin Connections for SOP Package




Figure 3. LH538R00A Block Diagram

PIN DESCRIPTION

SIGNAL	PIN NAME
A ₀ - A ₁₉	Address input
D ₀ - D ₇	Data output
CE	Chip Enable input

SIGNAL	PIN NAME
OE	Output Enable input
V _{CC}	Power supply (+5 V)
GND	Ground

TRUTH TABLE

\overline{CE}	\overline{OE}	D ₀ - D ₇	SUPPLY CURRENT
H	X	High-Z	Standby (I _{SB})
L	H	High-Z	Operating (I _{CC})
L	L	D _{OUT}	Operating (I _{CC})

NOTE:

X = H or L

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply voltage	V _{CC}	-0.3 to +7.0	V
Input voltage	V _{IN}	-0.3 to V _{CC} +0.3	V
Output voltage	V _{OUT}	-0.3 to V _{CC} +0.3	V
Operating temperature	T _{OPR}	0 to +70	°C
Storage temperature	T _{STG}	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS (T_A = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	V _{CC}	4.5	5.0	5.5	V

DC CHARACTERISTICS (V_{CC} = 5 V ±10%, T_A = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input 'Low' voltage	V _{IL}		-0.3		0.8	V	
Input 'High' voltage	V _{IH}		2.2		V _{CC} +0.3	V	
Output 'Low' voltage	V _{OL}	I _{OL} = 2.0 mA			0.4	V	
Output 'High' voltage	V _{OH}	I _{OH} = -400 μA	2.4			V	
Input leakage current	I _{IL}	V _{IN} = 0 V to V _{CC}			10	μA	
Output leakage current	I _{IO}	V _{OUT} = 0 V to V _{CC}			10	μA	1
Operating current	I _{CC1}	t _{RC} = 120 ns			60	mA	2
	I _{CC2}	t _{RC} = 1 μs			45		
Standby current	I _{SB1}	CE = V _{IH}			3	mA	
	I _{SB2}	CE = V _{CC} - 0.2 V			100	μA	
Input capacitance	C _{IN}	f = 1 MHz, T _A = 25°C			10	pF	
Output capacitance	C _{OUT}				10	pF	

NOTES:

1. $\overline{OE} = V_{IH}$, $\overline{CE} = V_{IH}$, outputs open
2. $V_{IN} = V_{IH}/V_{IL}$, $\overline{CE} = V_{IL}$, outputs open

AC CHARACTERISTICS ($V_{CC} = 5 \text{ V} \pm 10\%$, $T_A = 0 \text{ to } +70^\circ\text{C}$)


PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Read cycle time	t_{RC}	120			ns	
Address access time	t_{AA}			120	ns	
Chip enable time	t_{ACE}			120	ns	
Output enable time	t_{OE}			55	ns	
Output hold time	t_{OH}	5			ns	
CE to output in High-Z	t_{CHZ}			50	ns	
OE to output in High-Z	t_{OHZ}			50	ns	1

NOTE:

1. This is the time required for the outputs to become high-impedance.

AC TEST CONDITIONS

PARAMETER	RATING
Input voltage amplitude	0.6 V to 2.4 V
Input rise/fall time	10 ns
Input reference level	1.5 V
Output reference level	1.5 V
Output load condition	1TTL + 100 pF



NOTE: The output data becomes valid when the last interval, t_{AA} , t_{ACE} , or t_{OE} , have concluded.

538R00A-3

Figure 4. Timing Diagram

CAUTION

To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the V_{CC} pin and the GND pin.

ORDERING INFORMATION