

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
- Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

SN54ALS29823, SN54ALS29824 SN74ALS29823, SN74ALS29824

9-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

D2825, JANUARY 1986

- Functionally Equivalent to AMD's AM29823 and AM29824
- Provides Extra Data Width Necessary for Wider Address/Data Paths or Buses with Parity
- **Outputs Have Undershoot Protection** Circuitry
- Power-Up High-Impedance State
- Buffered Control Inputs to Reduce DC Loading Effects
- Package Options Include both Plastic and Ceramic Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


description

These 9-bit flip-flops feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers, parity bus interfacing and working registers.


With the clock enable (CLKEN) low, the nine Dtype edge-triggered flip-flops enter data on the low-to-high transitions of the clock. Taking CLKEN high will disable the clock buffer, thus latching the outputs. The 'ALS29823 has noninverting D inputs and the 'ALS29824 has inverting D inputs. Taking the CLR input low causes the nine Q outputs to go low independently of the clock.

A buffered output-control input (OC)can be used to place the nine outputs in either normal logic state (high or low level) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components. The output control does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the highimpedance state.

SN54ALS29823 . . . JT PACKAGE SN74ALS29823 . . . DW OR NT PACKAGE (TOP VIEW)




SN54ALS29823 . . . FK PACKAGE SN74ALS29823 . . . FN PACKAGE (TOP VIEW)



SN54ALS29824 . . . JT PACKAGE SN74ALS29824 . . . DW OR NT PACKAGE (TOP VIEW)

> ᅂ U24 🛮 vcc 1DC 23 10 22 20 20 F 3<u>D</u> [21 30 40 C 20 40 5DT 19 50 6D [18□ 60 7D 🛮 8 17 70 16 80 8D D 9D 10 15 90 CLR [14 CLKEN GND T12 13 CLK

SN54ALS29824 . . . FK PACKAGE SN74ALS29824 . . . FN PACKAGE (TOP VIEW)




Copyright © 1986, Texas Instruments Incorporated INSTRUMENTS

The SN54AS' family is characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN74AS' family is characterized for operation from 0 °C to 70 °C.

'ALS29823 FUNCTION TABLE


	OUTPUT				
ОС	ÇLR	CLKEN	CLK	D	a
L	L	X	х	Х	L
L	н	L	†	н	н '
L	Н	L	†	L	L
L	. н	Н	X	X	a_0
н	X	Х	X	Х	Z

'ALS29823 logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12

'ALS29823 logic diagram (positive logic)




Pin numbers shown are for DW, JT, and NT packages.

SN54ALS29824, SN74ALS29824 9-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

'AL\$29824 FUNCTION TABLE


		INPUTS								
	<u>oc</u>	CLR	CLKEN	CLK	D	a				
ĺ	L	L	Х	Х	X	L				
	L	Н	L	†	н	L				
	L	н	L	†	L	н				
	L	н	н	X	X	Φ0				
	н	Х	X	X	X	z				

'ALS29824 logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

'ALS29824 logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC
Input voltage
Voltage applied to a disabled 3-state output
Input current
Output current
Operating free-air temperature range: SN54ALS29823, SN54ALS29824 55 °C to 125 °C
SN74ALS29823, SN74ALS29824 0 °C to 70 °C
Storage temperature range = 65°C to 150°C

recommended operating conditions

			SN54ALS29823 SN54ALS29824		SN74ALS29823 SN74ALS29824			UNIT		
			MIN	NOM	MAX	MIN	NOM	MAX	1	
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V	
ViH	High-level input voltage		2			2			V	
VIL	Low-level input voltage				0.7			0.8	V	
ЮН	High-level output curren	t			- 15			- 24	mA	
OL	Low-level output current				32			48	mΑ	
	Dulas duradas	CLR low								
t _w	Pulse duration	CLK high or low				L			ns	
	Catalan tiana	CLR inactive							T	
t _{su}	Setup time	Data							ns	
	before CLK1	CLKEN high or low	. 1						1	
th	Hold time, CLKEN or da							ns		
TA	Operating free-air tempe	-55		125	0		70	°C		



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS [†]			SN54ALS29823 SN54ALS29824			SN74ALS29823 SN74ALS29824			
				MIN	TYP‡	MAX	MIN	TYP‡	MAX		
VIK		V _{CC} = MIN	I _I = -18 mA			-1.2			-1.2	V	
		V _{CC} = MIN to MAX,	I _{OH} = -0.4 mA	Vcc	- 2		V _{CC} -2				
∨он		V _{CC} = MIN,	I _{OH} = -15 mA	2.4	3.3					1 / [
		V _{CC} = MIN.	I _{OH} = -24 mA				2.4	3.2		1	
VOL		V _{CC} = MIN,	I _{OL} = 32 mA		0.25	0.4		0.25	0.4	v	
VOL		V _{CC} = MIN,	I _{OL} = 48 mA					0.35	0.5	1	
lozh		V _{CC} = MAX,	$V_0 = 2.4 \text{ V}$			20			20	μΑ	
lozL		V _{CC} = MAX,	V _O = 0.4 V			- 20			- 20	μΑ	
Ιį		$V_{CC} = MAX$,	V _I = 5.5 V			0.1			0.1	mA	
ΉΗ		$V_{CC} = MAX$,	$V_1 = 2.7 V$			20			20	μА	
i _{IL}		$V_{CC} = MAX$,	V _I = 0.4 V			-0.1			-0.1	mA	
los⁵		V _{CC} = MAX,	VO = 0 V	- 75		- 250	- 75		- 250	mA	
			Outputs high								
1	'ALS29823		Outputs low								
Icc		V _{CC} = MAX	Outputs disabled		48			48		mA	
		VCC = WAX	Outputs high							'''^	
	'ALS29824		Outputs low								
			Outputs disabled		48			48		1	

[†] For conditions shown as MIN or MAX, use appropriate value specificed under recommended operating conditions.

Additional Information on these products can be obtained from the factory as it becomes available.

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.


switching characteristics

PARAMETER	FROM	то	TEST	NDITIONS 'ALS29823		$V_{CC} = MIN TO MAX.$ $T_A = MIN TO MAX^{\dagger}$ $SN54ALS29823$ $SN74$			620022	UNIT			
PANAMETER	(INPUT)	(OUTPUT)	See Figure 1			SN54ALS29824		SN74ALS29823 SN74ALS29824					
				MIN	TYP	MAX	MIN	MAX	MIN	MAX			
^t PLH		Any Q		C ₁ = 300 pF									
^t PHL	CLK		CL = 000 pi								ns		
^t PLH] ""	J.	7, 0	C ₁ = 50 pF		5.5]	
^t PHL			OL - 00 pi		6.5	-							
tPHL	CLR	Any Q	$C_L = 50 pF$		13		_				ns		
t _{PZH}		-	$C_{1} = 300 \text{ pF}$										
tPZL.	ਰਟ		Any O	Any O	Any Q	CL - 200 pr							
tPZH		Airy	C _i = 50 pF		12] '''		
tPZL			OL - 30 bi		11								
tPHZ			C _L = 50 pF										
^t PLZ	σc	Any Q									ns		
t _{PHZ}		7.117	$C_L = 5 pF$		5] ''s		
tPLZ				or - 2 bi		5.5							

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

Additional information on these products can be obtained from the factory as it becomes available.

PARAMETER MEASUREMENT INFORMATION





SWITCH POSITION TABLE									
TEST	S1	S2							
^t PLH	Closed	Closed							
tPHL	Closed	Closed							
^t PZH	Open	Closed							
tPZL	Closed	Open							
TDU7	Closed	Closed							

Closed


Closed


LOAD CIRCUIT





tPLZ





VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \, \Omega$, $t_f \leq 2.5 \, ns$, $t_f \leq 2.5 \, ns$.

FIGURE 1