# TC74LCX652FS

LOW VOLTAGE OCTAL BUS TRANSCEIVER / REGISTER
WITH 5V TOLERANT INPUTS AND OUTPUTS

The TC74LCX652 is a high parformance CMOS OCTAL BUS TRANSCEIVER / REGISTER. Designed for use in 3.3 Volt systems, it achieves high speed operation while maintaining the CMOS low power dissipation. This device is designed for low-voltage (3.3V) V_{CC} applications, but it could be used to interface to 5V supply environment for both inputs and outputs. This device is bus transceiver with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the internal registers. All inputs are equipped with protection circuits against static discharge.

SSOP24-P-300A

Weight : 0.14g (Typ.)

FEATURES

- Low voltage operation : $V_{CC} = 2.0 \sim 3.6V$

- High speed operation : $t_{pd} = 7.0ns$ (Max.) ($V_{CC} = 3.0 \sim 3.6V$)

- Output current : $|I_{OH}| / I_{OL} = 24mA$ (Min.) ($V_{CC} = 3.0V$)

- Latch-up performance : $\pm 500mA$

- Available in SSOP.

- Bidirectional interface between 5V and 3.3V signals.

- Power down protection is provided on all inputs and outputs.

- Pin and function compatible with the 74 series (74AC / F / ALS / LS etc.) 652 type.

(Note) Do not apply a signal to any bus terminal when it is in the output mode. Damage may result.
All floating (high impedance) bus terminals must have their input levels fixed by means of pull up or pull down resistors.

PIN ASSIGNMENT

```
        CAB  1        24  VCC
        SAB  2        23  CBA
       OEAB  3        22  SBA
         A1  4        21  OEBA
         A2  5        20  B1
         A3  6        19  B2
         A4  7        18  B3
         A5  8        17  B4
         A6  9        16  B5
        A7 10        15  B6
        A8 11        14  B7
       GND 12        13  B8
```

(TOP VIEW)

IEC LOGIC SYMBOL


```
OEBA  21 ───▷  EN1 (BA)
OEAB   3 ────  EN2 (AB)

CBA   23 ───▷  C4
SBA   22 ────  G5
CAB    1 ───▷  C6
SAB    2 ────  G7

A1     4                20  B1
A2     5                19  B2
A3     6                18  B3
A4     7                17  B4
A5     8                16  B5
A6     9                15  B6
A7    10                14  B7
A8    11                13  B8
```

TC74LCX652FS

TRUTH TABLE

| CONTROL INPUTS						BUS		FUNCTION
OEAB	$\overline{OEBA}$	CAB	CBA	SAB	SBA	A	B	
L	H	X*	X*	X	X	INPUT / Z	INPUT / Z	The output functions of A and B Busses are disabled.
		↑	↑	X	X	X	X	Both A and B Busses are used as inputs to the internal flip-flops. Data on the Bus will be stored on the rising edge of the Clock.
H	H	X*	X*	L	X	INPUT / L / H	OUTPUT / L / H	The data on the A bus are displayed on the B bus.
		↑	X*	L	X	L / H	L / H	The data on the A bus are displayed on the B Bus, and are stored into the A storage flip-flops on the rising edge of CAB.
		X*	X*	H	X	X	Qn	The data in the A storage flop-flops are displayed on the B Bus.
		↑	X*	H	X	L / H	L / H	The data on the A Bus are stored into the A storage flip-flops on the rising edge of CAB, and the stored data propagate directly onto the B Bus.
L	L	X*	X*	X	L	OUTPUT / L / H	INPUT / L / H	The data on the B Bus are displayed on the A bus.
		X*	↑	X	L	L / H	L / H	The data on the B Bus are displayed on the A Bus, and are stored into the B storage flip-flops on the rising edge of CBA.
		X*	X*	X	H	Qn	X	The data in the B storage flip-flops are displayed on the A Bus.
		X*	↑	X	H	L / H	L / H	The data on the B Bus are stored into the B storage flip-flops on the rising edge of CBA, and the stored data propagate directly onto the A Bus.
H	L	X*	X*	H	H	OUTPUT / Qn	OUTPUT / Qn	The data in the A storage flop-flops are displayed on the B Bus, and the data in the B storage flop-flops are displayed on the A.

X : Don't care
Z : High Impedance
Qn : The data stored into the internal flip-flops by most recent low to high transition of the clock inputs.

* The clocks are not internally gated with either OEAB or $\overline{OEBA}$. Therefore, data on the A and / or B Busses may be clocked into the storage flip-flops at any time.

SYSTEM DIAGRAM

TIMING CHART

A : Input
B : Output

A : Output
B : Input

▨ : Don't Care

MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage Range	V_{CC}	$-0.5\sim7.0$	V
DC Input Voltage (CAB, CBA, SAB, SBA, OEAB, $\overline{OEBA}$)	V_{IN}	$-0.5\sim7.0$	V
DC Bus I/O Voltage	$V_{I/O}$	$-0.5\sim7.0$ (Note 1)	V
		$-0.5\sim V_{CC}+0.5$ (Note 2)	
Input Diode Current	I_{IK}	-50	mA
Output Diode Current	I_{OK}	±50 (Note 3)	mA
DC Output Current	I_{OUT}	±50	mA
Power Dissipation	P_D	180	mW
DC V_{CC}/Ground Current	I_{CC}/I_{GND}	±100	mA
Storage Temperature	T_{stg}	$-65\sim150$	°C

(Note 1) Off-State
(Note 2) High or Low State. I_{OUT} absolute maximum rating must be observed.
(Note 3) $V_{OUT}<GND$, $V_{OUT}>V_{CC}$

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage	V_{CC}	$2.0\sim3.6$	V
		$1.5\sim3.6$ (Note 4)	
Input Voltage (CAB, CBA, SAB, SBA, OEAB, $\overline{OEBA}$)	V_{IN}	$0\sim5.5$	V
Bus I/O Voltage	$V_{I/O}$	$0\sim5.5$ (Note 5)	V
		$0\sim V_{CC}$ (Note 6)	
Output Current	I_{OH}/I_{OL}	±24 (Note 7)	mA
		±12 (Note 8)	
Operating Temperature	T_{opr}	$-40\sim85$	°C
Input Rise And Fall Time	dt/dv	$0\sim10$ (Note 9)	ns/V

(Note 4) Data Retention Only.
(Note 5) Off-State
(Note 6) High or Low State.
(Note 7) $V_{CC}=3.0\sim3.6V$
(Note 8) $V_{CC}=2.7\sim3.0V$
(Note 9) $V_{IN}=0.8\sim2.0V$, $V_{CC}=3.0V$

ELECTRICAL CHARACTERISTICS
DC characteristics (Ta = − 40~85°C)

PARAMETER		SYMBOL	TEST CONDITION		V_{CC} (V)	MIN.	MAX.	UNIT
Input Voltage	"H" Level	V_{IH}			2.7~3.6	2.0	—	V
	"L" Level	V_{IL}			2.7~3.6	—	0.8	
Output Voltage	"H" Level	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = - 100\mu A$	2.7~3.6	$V_{CC} - 0.2$	—	V
				$I_{OH} = - 12mA$	2.7	2.2	—	
				$I_{OH} = - 18mA$	3.0	2.4	—	
				$I_{OH} = - 24mA$	3.0	2.2	—	
	"L" Level	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 100\mu A$	2.7~3.6	—	0.2	
				$I_{OL} = 12mA$	2.7	—	0.4	
				$I_{OL} = 16mA$	3.0	—	0.4	
				$I_{OL} = 24mA$	3.0	—	0.55	
Input Leakage Current		I_{IN}	$V_{IN} = 0$~5.5V		2.7~3.6	—	± 5.0	μA
3-State Output Off-State Current		I_{OZ}	$V_{IN} = V_{IH}$ or V_{IL} $V_{OUT} = 0$~5.5V		2.7~3.6	—	± 5.0	μA
Power Off Leakage Current		I_{OFF}	$V_{IN} / V_{OUT} = 5.5V$		0	—	10.0	μA
Quiescent Supply Current		I_{CC}	$V_{IN} = V_{CC}$ or GND		2.7~3.6	—	10.0	μA
			$V_{IN} / V_{OUT} = 3.6$~5.5V		2.7~3.6	—	± 10.0	
Increase In I_{CC} Per Input		ΔI_{CC}	$V_{IH} = V_{CC} - 0.6V$		2.7~3.6	—	500	

AC characteristic (Ta = − 40~85°C)

PARAMETER	SYMBOL	TEST CONDITION	V_{CC} (V)	MIN.	MAX.	UNIT
Maximum Clock Frequency	f_{MAX}	(Fig.1, 2)	2.7	—	—	MHz
			3.3 ± 0.3	150	—	
Propagation Delay Time (An, Bn-Bn, An)	t_{pLH} t_{pHL}	(Fig.1, 2)	2.7	—	8.0	ns
			3.3 ± 0.3	1.5	7.0	
Propagation Delay Time (CAB, CBA-Bn, An)	t_{pLH} t_{pHL}	(Fig.1, 5)	2.7	—	9.5	ns
			3.3 ± 0.3	1.5	8.5	
Propagation Delay Time (SAB, SBA-Bn, An)	t_{pLH} t_{pHL}	(Fig.1, 2)	2.7	—	9.5	ns
			3.3 ± 0.3	1.5	8.5	
Output Enable Time (OEAB, $\overline{OEBA}$-An, Bn)	t_{pZL} t_{pZH}	(Fig.1, 3, 4)	2.7	—	9.5	ns
			3.3 ± 0.3	1.5	8.5	
Output Disable Time (OEAB, $\overline{OEBA}$-An, Bn)	t_{pLZ} t_{pHZ}	(Fig.1, 3, 4)	2.7	—	9.5	ns
			3.3 ± 0.3	1.5	8.5	
Minimum Pulse Width	t_W (H) t_W (L)	(Fig.1, 5)	2.7	4.0	—	ns
			3.3 ± 0.3	3.3	—	
Minimum Set-up Time	t_S	(Fig.1, 5)	2.7	2.5	—	ns
			3.3 ± 0.3	2.5	—	
Minimum Hold Time	t_h	(Fig.1, 5)	2.7	1.5	—	ns
			3.3 ± 0.3	1.5	—	
Output To Output Skew	t_{osLH} t_{osHL}	(Note 10)	2.7	—	—	ns
			3.3 ± 0.3	—	1.0	

(Note 10) Parameter guaranteed by design.

$(t_{osLH} = |t_{pLHm} - t_{pLHn}|, \ t_{osHL} = |t_{pHLm} - t_{pHLn}|)$

DYNAMIC SWITCHING CHARACTERISTICS (Ta = 25°C, Input $t_r = t_f = 2.5$ns, $C_L = 50$pF, $R_L = 500\Omega$)

PARAMETER	SYMBOL	TEST CONDITION	V_{CC} (V)	TYP.	UNIT
Quiet Output Maximum Dynamic V_{OL}	V_{OLP}	$V_{IH} = 3.3$V, $V_{IL} = 0$V (Note 11)	3.3	0.8	V
Quiet Output Minimum Dynamic V_{OL}	$|V_{OLV}|$	$V_{IH} = 3.3$V, $V_{IL} = 0$V (Note 11)	3.3	0.8	V

(Note 11) Characterized with 7 outputs switching from High-to-Low or Low-to- High. The remaining output is measured in the Low state.

CAPACITIVE CHARACTERISTICS (Ta = 25°C)

PARAMETER	SYMBOL	TEST CONDITION		V_{CC} (V)	TYP.	UNIT
Input Capacitance	C_{IN}	OEAB, $\overline{OEBA}$, CAB, CBA, SAB, SBA		3.3 ± 0.3	7	pF
Bus Input Capacitance	$C_{I/O}$	An, Bn		3.3 ± 0.3	8	pF
Power Dissipation Capacitance	C_{PD}	f_{IN} = 10MHz	(Note 12)	3.3 ± 0.3	25	pF

(Note 12) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.
Average operating current can be obtained by the equation :

$$I_{CC} \text{(opr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 8 \text{ (per bit)}$$

TEST CIRCUIT

Fig.1

PARAMETER	SWITCH
t_{pLH}, t_{pHL}	Open
t_{pLZ}, t_{pZL}	6.0V
t_{pHZ}, t_{pZH}	GND
t_w, t_s, t_h, f_{MAX}	Open

$C_L = 50pF$
$R_L = 500\Omega$

215

AC WAVEFORM

Fig.2 t_{pLH}, t_{pHL}

Fig.3 t_{pLZ}, t_{pHZ}, t_{pZL}, t_{pZH}

Fig.4 t_{pLZ}, t_{pHZ}, t_{pZL}, t_{pZH}

Fig.5 t_{pLH}, t_{pHL}, t_w, t_s, t_h