


SN54173, SN54LS173A, SN74173, SN74LS173A 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS


OCTOBER 1978—REVISED MARCH 1988

- 3-State Outputs Interface Directly with System Bus
- Gated Output-Control Lines for Enabling or Disabling the Outputs
- Fully Independent Clock Virtually Eliminates Restrictions for Operating in One of Two Modes:
 - Parallel Load
 - Do Nothing (Hold)
- For application as Bus Buffer Registers

SN54173, SN54LS173A . . . J OR W PACKAGE
SN74173 . . . N PACKAGE
SN74LS173A . . . D OR N PACKAGE
(TOP VIEW)



SN54LS173A . . . FK PACKAGE
(TOP VIEW)



NC - No internal connection

TYPE	TYPICAL PROPAGATION DELAY TIME	MAXIMUM CLOCK FREQUENCY	TYPICAL POWER DISSIPATION
'173	23 ns	35 MHz	250 mW
'LS173A	18 ns	50 MHz	95 mW

description

The '173 and 'LS173A four-bit registers include D-type flip-flops featuring totem-pole three-state outputs capable of driving highly capacitive or relatively low-impedance loads. The high-impedance third state and increased high-logic-level drive provide these flip-flops with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. Up to 128 of the SN74173 or SN74LS173A outputs may be connected to a common bus and still drive two Series 54/74 or 54LS/74LS TTL normalized loads, respectively. Similarly, up to 49 of the SN54173 or SN54LS173A outputs can be connected to a common bus and drive one additional Series 54/74 or 54LS/74LS TTL normalized load, respectively. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output control circuitry is designed so that the average output disable times are shorter than the average output enable times.

Gated enable inputs are provided on these devices for controlling the entry of data into the flip-flops. When both data-enable inputs are low, data at the D inputs are loaded into their respective flip-flops on the next positive transition of the buffered clock input. Gate output control inputs are also provided. When both are low, the normal logic states (high or low levels) of the four outputs are available for driving the loads or bus lines. The outputs are disabled independently from the level of the clock by a high logic level at either output control input. The outputs then present a high impedance and neither load nor drive the bus line. Detailed operation is given in the function table.

FUNCTION TABLE

CLEAR	CLOCK	INPUTS		DATA D	OUTPUT Q
		DATA ENABLE			
		G ₁	G ₂		
H	X	X	X	X	L
L	L	X	X	X	Q ₀
L	↑	H	X	X	Q ₀
L	↑	X	H	X	Q ₀
L	↑	L	L	L	L
L	↑	L	L	H	H

When either M or N (or both) is (are) high the output is disabled to the high-impedance state; however sequential operation of the flip-flops is not affected.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**


POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

2-575

2
TTL Devices

SN54173, SN54LS173A, SN74173, SN74LS173A 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS

logic symbols †




† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

2

TTL Devices

logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.



SN54173, SN54LS173A, SN74173, SN74LS173A 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC} (see Note 1)	7 V
Input voltage: '173	5.5 V
'LS173A	7 V
Off-state output voltage	5.5 V
Operating free-air temperature range: SN54173, SN54LS173A	-55°C to 125°C
SN74173, SN74LS173A	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminals.

schematics of inputs and outputs



2

TTL Devices

SN54173, SN74173 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS

recommended operating conditions

	SN54173			SN74173			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V_{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, I_{OH}			-2			-5.2	mA
Low-level output current, I_{OL}			16			16	mA
Input clock frequency, f_{clock}	0		25	0		25	MHz
Width of clock or clear pulse, t_w		20			20		ns
Setup time, t_{SU}	Data enable		17			17	ns
	Data		10			10	
	Clear inactive state		10			10	
Hold time, t_H	Data enable		2			2	ns
	Data		10			10	
Operating free-air temperature, T_A		-55	125		0	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
V_{IH} High-level input voltage			2		V
V_{IL} Low-level input voltage				0.8	V
V_{IK} Input clamp voltage	$V_{CC} = \text{MIN}$, $I_I = -12 \text{ mA}$			-1.5	V
V_{OH} High-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2 \text{ V}$, $V_{IL} = 0.8 \text{ V}$, $I_{OH} = \text{MAX}$	2.4			V
V_{OL} Low-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2 \text{ V}$, $V_{IL} = 0.8 \text{ V}$, $I_{OL} = 16 \text{ mA}$			0.4	V
$I_{O(\text{off})}$ Off-state (high-impedance state) output current	$V_{CC} = \text{MAX}$, $V_O = 2.4 \text{ V}$			40	µA
	$V_{IH} = 2 \text{ V}$, $V_O = 0.4 \text{ V}$			-40	
I_I Input current at maximum input voltage	$V_{CC} = \text{MAX}$, $V_I = 5.5 \text{ V}$			1	mA
I_{IH} High-level input current	$V_{CC} = \text{MAX}$, $V_I = 2.4 \text{ V}$			40	µA
I_{IL} Low-level input current	$V_{CC} = \text{MAX}$, $V_I = 0.4 \text{ V}$			-1.6	mA
I_{OS} Short-circuit output current §	$V_{CC} = \text{MAX}$			-30	mA
I_{CC} Supply current	$V_{CC} = \text{MAX}$, See Note 2		50	72	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ \text{C}$.

§ Not more than one output should be shorted at a time.

NOTE 2: I_{CC} is measured with all outputs open; clear grounded following momentary connection to 4.5 V; N, G1, G2, and all data inputs grounded; and the clock input and M at 4.5 V.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ \text{C}$, $R_L = 400 \Omega$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
f_{max} Maximum clock frequency		25	35		MHz	
t_{PHL} Propagation delay time, high-to-low-level output from clear input	$C_L = 50 \text{ pF}$, See Note 3		18	27	ns	
t_{PLH} Propagation delay time, low-to-high-level output from clock input			28	43		
t_{PHL} Propagation delay time, high-to-low-level output from clock input			19	31	ns	
t_{PZH} Output enable time to high level			7	16		30
t_{PZL} Output enable time to low level			7	21	30	ns
t_{PHZ} Output disable time from high level	$C_L = 5 \text{ pF}$, See Note 3		3	5	14	ns
t_{PLZ} Output disable time from low level			3	11	20	

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

2

TTL Devices

SN54LS173A, SN74LS173A 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS

recommended operating conditions

	SN54LS173A			SN74LS173A			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V_{CC}	4.5	5	6.5	4.75	5	5.25	V
High-level output current, I_{OH}			-1			-2.6	mA
Low-level output current, I_{OL}			12			24	mA
Input clock frequency, f_{clock}	0		30	0		30	MHz
Width of clock or clear pulse, t_w		25			25		ns
Setup time, t_{su}	Data enable		35			35	ns
	Data		17			17	
	Clear inactive state		10			10	
Hold time, t_h	Data enable		0			0	ns
	Data		3			3	
Operating free-air temperature, T_A		-55	125		0	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS173A			SN74LS173A			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V_{IH} High-level input voltage		2			2			V
V_{IL} Low-level input voltage				0.7			0.8	V
V_{IK} Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.5			-1.5	V
V_{OH} High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{ILmax}, I_{OH} = \text{MAX}$	2.4	3.4		2.4	3.1		V
V_{OL} Low-level output voltage	$V_{CC} = \text{MIN}, I_{OL} = 12 \text{ mA}$		0.25	0.4		0.25	0.4	V
	$V_{IL} = 0.8 \text{ V}, I_{OL} = 24 \text{ mA}$					0.35	0.5	
$I_{O(off)}$ Off-state (high-impedance state) output current	$V_{CC} = \text{MAX}, V_{OH} = 2.7 \text{ V}$			20			20	µA
	$V_{IH} = 2 \text{ V}, V_O = 0.4 \text{ V}$			-20			-20	
I_I Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$			0.1			0.1	mA
I_{IH} High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			20			20	µA
I_{IL} Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-0.4			-0.4	mA
I_{OS} Short-circuit output current §	$V_{CC} = \text{MAX}$	-30		-130	-30		-130	mA
I_{CC} Supply current	$V_{CC} = \text{MAX},$ See Note 2		19	30		19	24	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$.

§ Not more than one output should be shorted at a time.

NOTE 2: I_{CC} is measured with all outputs open; clear grounded following momentary connection to 4.5 V; N, G1, G2, and all data inputs grounded; and the clock input and M at 4.5 V.

switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}, R_L = 667 \Omega$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{max} Maximum clock frequency		30	50		MHz
t_{PHL} Propagation delay time, high-to-low-level output from clear input	$C_L = 45 \text{ pF},$ See Note 3		26	35	ns
t_{PLH} Propagation delay time, low-to-high-level output from clock input			17	25	
t_{PHL} Propagation delay time, high-to-low-level output from clock input			22	30	
t_{PZH} Output enable time to high level			15	23	
t_{PZL} Output enable time to low level	$C_L = 5 \text{ pF},$ See Note 3		18	27	ns
t_{PHZ} Output disable time from high level			11	20	
t_{PLZ} Output disable time from low level			11	17	

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

2

TTL Devices